Texas Instruments CD74ACT153M96
- Part No.:
- CD74ACT153M96
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74ACT153M96.pdf
- Description:
- IC MULTIPLEXER 2 X 4:1 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,888
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74ACT153M96 from Texas Instruments is a dual 4-line-to-1-line CMOS data selector/multiplexer with TTL-compatible inputs, ±24-mA output drive, balanced propagation delays (4.5–22 ns), and operation over –55°C to 125°C. It implements two independent 4:1 multiplexers sharing select lines A/B, each with dedicated strobe (G) control, used in digital logic routing, address/data path selection, and signal routing in industrial control and instrumentation systems.
For engineers reviewing the CD74ACT153M96 datasheet, CD74ACT153M96 pinout, CD74ACT153M96 application, or CD74ACT153M96 equivalent, key selection criteria include its dual-channel 4:1 configuration, SOIC-16 package, 4.5–5.5 V supply range, 24-mA drive strength, and MIL-STD-883-compliant ESD protection - all critical for high-reliability logic interface design.
Technical Context
The CD74ACT153M96 integrates two independent 4:1 multiplexer sections, each with separate strobe (G) inputs and shared binary select inputs A and B. Its internal architecture uses CMOS logic with bipolar-compatible speed and TTL-level input thresholds (VIH = 2 V, VIL = 0.8 V), enabling direct interfacing with legacy TTL systems without level-shifting.
Each section features AND-OR gate decoding driven by inverters and drivers, delivering rail-to-rail CMOS output swing. Propagation delays are tightly balanced across input types: tPLH/tPHL from select inputs (A/B) to output Y is 5.5–22 ns, from data inputs (C0–C3) is 4.5–18 ns, and from strobe (G) is 3.2–12.6 ns - ensuring deterministic timing in synchronous logic paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual 4-line-to-1-line data selector/multiplexer with independent strobes |
| Supply Voltage | 4.5 V to 5.5 V - compatible with standard 5-V logic rails and tolerant of supply ripple |
| Output Drive | ±24 mA - supports fanout to 15 F-series TTL loads without external buffers |
| Propagation Delay | 3.2 ns (min) to 22 ns (max) - enables reliable operation up to ~30 MHz in clean 50-pF load environments |
| ESD Protection | >2 kV per MIL-STD-883 Method 3015 - ensures robustness during handling and board assembly |
| Operating Temperature | –55°C to +125°C - qualified for extended industrial, aerospace, and defense applications |
| Input Compatibility | TTL-voltage compatible (VIH = 2 V, VIL = 0.8 V) - eliminates need for level translators when interfacing with 74LS/74F families |
Pinout & Package
CD74ACT153M96 is housed in a 16-pin SOIC (D) package (JEDEC MS-012AC, 3.9 mm body width, 1.75 mm height), RoHS-compliant with NIPDAU lead finish and MSL Level-1 rating (unlimited floor life at ≤30°C/60% RH).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1G | Strobe input - Section 1 enable | Active-low; disables 1Y output when high, isolating Section 1 from output bus |
| B | Binary select input - MSB | Shared between both sections; selects one of four data inputs (C0–C3) per section |
| 1C3 | Data input - Section 1, channel 3 | One of four parallel data sources routed to 1Y when selected by A/B and enabled by 1G |
| 1C2 | Data input - Section 1, channel 2 | Same as 1C3; supports full 4:1 selection matrix per section |
| 1C1 | Data input - Section 1, channel 1 | Directly connected to internal AND-OR decode tree; no internal buffering delay added |
| 1C0 | Data input - Section 1, channel 0 | Lowest-order data input; selected when A = B = L |
| 1Y | Output - Section 1 | CMOS rail-to-rail output; sinks/sours ±24 mA; electrically isolated when 1G = H |
| GND | Ground reference | Primary return path for all logic and output currents; requires low-impedance PCB connection |
| VCC | Positive supply | 4.5–5.5 V power rail; decoupling capacitor (0.1 µF) required within 5 mm of pin |
| 2G | Strobe input - Section 2 enable | Independent of 1G; allows time-multiplexed or asynchronous control of second multiplexer |
| A | Binary select input - LSB | Shared with Section 1; forms 2-bit address with B to select C0–C3 |
| 2C3 | Data input - Section 2, channel 3 | Second independent 4-input set; enables dual-path routing without inter-section coupling |
| 2C2 | Data input - Section 2, channel 2 | Same timing and loading characteristics as corresponding Section 1 inputs |
| 2C1 | Data input - Section 2, channel 1 | Valid for use with any combination of A/B and 2G; no setup/hold timing dependency on 1G |
| 2C0 | Data input - Section 2, channel 0 | Matches 1C0 functionality; supports identical truth table behavior in second section |
| 2Y | Output - Section 2 | Electrically isolated from 1Y; supports independent loading and termination |
Key Features
| Feature | Design Value |
|---|---|
| SCR-latchup-resistant process | Prevents destructive latch-up under transient overvoltage or ESD events, enabling use in noisy industrial environments |
| Balanced tPLH/tPHL | Minimizes duty-cycle distortion in clock/data routing applications - critical for maintaining signal integrity in synchronous buses |
| TTL-compatible inputs | Eliminates external level shifters when interfacing with legacy 74LS, 74F, or microcontroller GPIOs operating at 5 V |
| Low quiescent current | ICC = 8 µA typical at 25°C - reduces system standby power in battery-backed or energy-sensitive instrumentation |
| High noise immunity | VIL = 0.8 V / VIH = 2.0 V with 0.4 V noise margin - rejects common-mode noise in motor-drive or relay-control PCB layouts |
Applications
| Industrial PLC I/O Expansion | Test Equipment Signal Routing |
|---|---|
Use Scenario: Expanding discrete input channels in programmable logic controllers using shared address/data buses. IC Role / Device Role / Timing Role: Dual 4:1 multiplexer routes 8 sensor inputs (4 per section) into two ADC channels under microcontroller control via A/B and strobes. Use Value: Reduces component count vs. discrete gates; ±24-mA drive ensures clean signal delivery across 15-cm ribbon cables to remote I/O modules. |
Use Scenario: Switching between multiple calibration references or DUT signals in automated test equipment. IC Role / Device Role / Timing Role: Selects one of four precision voltage references per section for DAC calibration, controlled by FPGA-generated A/B/G signals. Use Value: Balanced propagation delays guarantee sub-25-ns timing skew between reference selections, preserving measurement accuracy at 100-kSPS sampling rates. |
| Military Avionics Data Bus Interface | Medical Instrumentation Sensor Multiplexing |
Use Scenario: Isolating and selecting mission-critical sensor data streams (e.g., gyros, accelerometers) before transmission over ARINC-429 links. IC Role / Device Role / Timing Role: Strobe-controlled dual mux provides fault-tolerant routing: Section 1 active while Section 2 held in reset, enabling hot-swap reconfiguration. Use Value: –55°C to +125°C rating and >2-kV ESD protection meet DO-160E Section 22 lightning-induced transient requirements. |
Use Scenario: Time-division multiplexing of analog front-end signals from ECG, SpO₂, and temperature sensors onto a single ADC input. IC Role / Device Role / Timing Role: Each section handles four biopotential channels; strobes synchronize with ADC conversion start to eliminate crosstalk during sampling windows. Use Value: Low ICC (8 µA) extends battery life in portable monitors; TTL-compatible inputs simplify integration with legacy analog switch controllers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ACT153DR | Same function, pinout, and specs; TI's commercial-grade variant rated for –40°C to +85°C only | Lacks extended temperature qualification; unsuitable for aerospace or under-hood automotive use | Select when cost sensitivity outweighs extended temp requirement and MIL-STD-883 ESD is not mandated |
| 74VHC153M | Lower drive (±8 mA), higher max VCC (5.5 V), but no SCR-latchup resistance or MIL-STD-883 ESD rating | Not qualified for high-noise or high-reliability environments; limited to consumer/office equipment | Choose only for space-constrained designs where 74VHC family compatibility is mandatory and robustness is secondary |
Compared with SN74ACT153DR and 74VHC153M, CD74ACT153M96 uniquely delivers military-grade temperature range, latchup immunity, and 2-kV ESD protection in the same SOIC-16 footprint - making it the sole option for mission-critical embedded systems requiring long-term reliability without derating.
Availability
CD74ACT153M96 is available at Aetrix Electronics and suitable for industrial PLCs, avionics data interfaces, and medical sensor multiplexing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74ACT153M96 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of heritage in high-reliability logic families.
CD74ACT153M96 belongs to TI's ACT (Advanced CMOS Technology) logic series, engineered for TTL-compatible operation with CMOS power efficiency - targeting industrial control, defense electronics, and instrumentation where robustness and interoperability are non-negotiable.
FAQ
What is the maximum clock/data rate supported by CD74ACT153M96?
The CD74ACT153M96 does not operate on a clock; it is combinational logic. Its usable data switching rate depends on propagation delay and load. With tPHL/tPLH ≤ 22 ns (max) into 50-pF loads, it reliably supports signal routing up to approximately 30 MHz in well-designed PCB layouts with proper termination and decoupling.
Does CD74ACT153M96 require external pull-up or pull-down resistors on unused inputs?
Yes. Per TI's SCBA004 application report, all unused inputs of CD74ACT153M96 must be tied to VCC or GND to prevent floating nodes that cause excessive ICC, oscillation, or ESD susceptibility. Inputs A, B, G, and any unconnected Cx lines fall under this requirement.
Can CD74ACT153M96 drive a 50-Ω transmission line directly?
Yes - the CD74ACT153M96 is specified to drive 50-Ω lines at 85°C (IOL = 50 mA, VOL ≤ 1.65 V at VCC = 5.5 V) and 75-Ω lines at 125°C. This capability is verified per the datasheet's footnote † and enables direct connection to impedance-controlled traces without external line drivers.
Is CD74ACT153M96 pin-compatible with CD74ACT153M?
Yes. CD74ACT153M96 and CD74ACT153M share identical SOIC-16 (D) packaging, pinout, electrical specifications, and marking (ACT153M). The "96" suffix denotes tape-and-reel packaging (2500 units), whereas "M" denotes tube packaging - functionally interchangeable in circuit design.
What is the power dissipation capacitance (Cpd) of CD74ACT153M96 and how is it used?
The CD74ACT153M96 has a typical power dissipation capacitance (Cpd) of 93 pF, as measured at 25°C. This value is used to estimate dynamic power consumption: Pdyn ≈ Cpd × VCC² × fswitch. For example, at 5 V and 10 MHz switching, dynamic power is ~23 mW - critical for thermal budgeting in dense logic assemblies.
CD74ACT153M96 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ACT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Multiplexer
- Circuit:
- 2 x 4:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 24mA, 24mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74ACT153M96 FAQ
1.How can I place an order for CD74ACT153M96 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74ACT153M96 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74ACT153M96 reliable?
The price and inventory of CD74ACT153M96 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74ACT153M96 is usually 5 days.
3.What payment methods are accepted for CD74ACT153M96?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74ACT153M96 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74ACT153M96?
CD74ACT153M96 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74ACT153M96 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74ACT153M96?
For technical support, including CD74ACT153M96 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74ACT153M96 requirements.
6.How does Aetrix verify that CD74ACT153M96 is sourced from the original manufacturer or authorized distributors?
All CD74ACT153M96 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74ACT153M96 meets industry standards.
7.What is the process for return or replacement of CD74ACT153M96?
All CD74ACT153M96 units undergo pre-shipment inspection (PSI). If there is an issue with CD74ACT153M96, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74ACT153M96 part is unused and in its original packaging.
Return procedure for CD74ACT153M96:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74ACT153M96 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
