Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments CD74ACT157M

Name: CD74ACT157M
Brand: Texas Instruments
SKU: CD74ACT157M
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD74ACT157M

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: CD74ACT157M.pdf

Description:: IC MULTIPLEXER 4 X 2:1 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:526

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD74ACT157M from Texas Instruments is a quadruple 2-line to 1-line data selector/multiplexer in SOIC-16 package, operating at 4.5V–5.5V V_CC, with ±24mA output drive, balanced propagation delays (2.4–9.5ns), and TTL-voltage-compatible inputs. It serves as a high-speed logic-level data routing IC in digital bus switching, address selection, and signal path control applications.

For engineers reviewing the CD74ACT157M datasheet, CD74ACT157M pinout, CD74ACT157M application, or CD74ACT157M equivalent, key selection considerations include its 16-pin SOIC package, active-low strobe (G) control, synchronous 4-channel 2:1 multiplexing, and operation across –55°C to +125°C industrial temperature range.

Technical Context

The CD74ACT157M implements four independent 2:1 multiplexers sharing a common address select (A/B) and active-low strobe (G) input. Each channel routes either input A or B to output Y based on A/B state, while G forces all Y outputs low regardless of A/B or data inputs - enabling synchronized channel disable.

Its CMOS silicon-gate architecture delivers bipolar F/AS/S speed with reduced power consumption, SCR-latchup-resistant design, and ±2kV HBM ESD protection. Input thresholds are TTL-compatible (V_IL = 0.8V, V_IH = 2.0V), and outputs support fanout to 15 F-family devices with balanced push-pull drive.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	4.5V to 5.5V - defines valid supply for guaranteed timing, drive strength, and logic threshold compliance
Propagation Delay (t_PLH/t_PHL)	2.4ns min / 9.5ns max (A/B → Y) - enables sub-10ns data path switching in high-speed digital systems
Output Drive Current	±24mA - supports direct interfacing to multiple TTL loads or moderate capacitive loads ≤50pF
Input Voltage Thresholds	V_IL ≤ 0.8V, V_IH ≥ 2.0V - ensures reliable logic-level compatibility with legacy TTL sources
ESD Protection	±2000V HBM - meets MIL-STD-883 requirement for robust handling in manufacturing and field environments
Operating Temperature	–55°C to +125°C - qualified for extended industrial and automotive under-hood applications
Quiescent Supply Current	8μA typical at 5.5V - enables low-static-power operation in battery-backed or always-on logic subsystems

Pinout & Package

CD74ACT157M is supplied in a 16-pin SOIC (D) package measuring 9.90mm × 6.00mm (body: 9.90mm × 3.90mm), with standard 1.27mm pitch and gull-wing leads suitable for reflow soldering.

Pin/Terminal	Circuit Role	Design Meaning
1 (A/B)	Address select input	Common control for all four multiplexers: selects A-input (low) or B-input (high) for each channel
2–3, 5–6, 10–11, 13–14 (1A/1B, 2A/2B, 3A/3B, 4A/4B)	Data inputs	Four independent 2-input pairs - each pair feeds one multiplexer channel
4, 7, 9, 12 (1Y, 2Y, 3Y, 4Y)	Data outputs	Four buffered, push-pull outputs - each reflects selected input (A or B) when G = high
8 (GND)	Ground reference	Primary return path for logic and output currents; must be low-impedance for noise immunity
15 (G)	Strobe enable (active low)	Global output disable: forces all Y outputs low regardless of A/B or data states
16 (V_CC)	Positive supply	Power rail for internal logic and output drivers; requires local 0.1μF bypass capacitor

Key Features

Feature	Design Value
TTL-compatible inputs	Enables direct connection to legacy 5V TTL logic without level-shifting circuitry
Balanced propagation delays	Minimizes skew between channels - critical for synchronized multi-bit data routing
±24mA output drive	Supports fanout to 15 F-family devices or driving 50Ω transmission lines at 85°C
SCR-latchup-resistant process	Guarantees immunity to latch-up under transient overvoltage or ESD stress conditions
–55°C to +125°C operation	Validated performance across full military-grade temperature range without derating

Applications

Bus Arbitration	Address Selection
Use Scenario: Selecting between two microcontroller peripherals sharing a common data bus. IC Role / Device Role / Timing Role: Data selector that routes bidirectional 4-bit data between master and slave devices based on address decode. Use Value: Eliminates need for discrete logic gates or bus switches; reduces PCB area and routing complexity while maintaining <10ns channel-to-channel skew.	Use Scenario: Choosing between two memory banks or I/O port configurations using a single address line. IC Role / Device Role / Timing Role: Address-path multiplexer that toggles memory mapping in real time without CPU intervention. Use Value: Enables dynamic memory remapping with deterministic 2.4ns minimum propagation delay and no hold-time violations.
Signal Path Switching	Digital Test Interface
Use Scenario: Routing sensor data from redundant analog front-ends to a single ADC input. IC Role / Device Role / Timing Role: Fault-tolerant signal selector that isolates failed channels via active-low strobe (G) control. Use Value: Provides hardware-level failover with simultaneous disable of all outputs - avoids bus contention during fault recovery.	Use Scenario: Configuring test patterns on a JTAG or boundary-scan chain by selecting between stimulus sources. IC Role / Device Role / Timing Role: Programmable test vector router controlled by FPGA GPIO or dedicated test controller. Use Value: Delivers precise, low-skew timing for test clock/data alignment - verified down to –55°C for cold-environment validation.

Bus Arbitration

Address Selection

Use Scenario: Selecting between two microcontroller peripherals sharing a common data bus.

IC Role / Device Role / Timing Role: Data selector that routes bidirectional 4-bit data between master and slave devices based on address decode.

Use Value: Eliminates need for discrete logic gates or bus switches; reduces PCB area and routing complexity while maintaining <10ns channel-to-channel skew.

Use Scenario: Choosing between two memory banks or I/O port configurations using a single address line.

IC Role / Device Role / Timing Role: Address-path multiplexer that toggles memory mapping in real time without CPU intervention.

Use Value: Enables dynamic memory remapping with deterministic 2.4ns minimum propagation delay and no hold-time violations.

Signal Path Switching

Digital Test Interface

Use Scenario: Routing sensor data from redundant analog front-ends to a single ADC input.

IC Role / Device Role / Timing Role: Fault-tolerant signal selector that isolates failed channels via active-low strobe (G) control.

Use Value: Provides hardware-level failover with simultaneous disable of all outputs - avoids bus contention during fault recovery.

Use Scenario: Configuring test patterns on a JTAG or boundary-scan chain by selecting between stimulus sources.

IC Role / Device Role / Timing Role: Programmable test vector router controlled by FPGA GPIO or dedicated test controller.

Use Value: Delivers precise, low-skew timing for test clock/data alignment - verified down to –55°C for cold-environment validation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2:1 multiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT157DR	Same function, pinout, and specs; TI's newer SOIC-16 variant with updated packaging and RoHS compliance	Identical use cases; preferred for new designs requiring current production status and full TI warranty support	Select SN74ACT157DR for volume procurement and long-term availability assurance
74AC157SCX	Lower drive (±24mA same), but AC family - slightly higher propagation delay (3ns min) and wider V_CC range (2V–6V)	Suitable for mixed-voltage systems (e.g., 3.3V logic with 5V tolerance); less suited for strict 5V TTL interface	Choose 74AC157SCX only when 2V–6V operation or broader voltage margin is required

Compared with CD74ACT157M, SN74ACT157DR offers identical functionality with enhanced manufacturability and lifecycle support, while 74AC157SCX trades minor speed loss for wider supply flexibility - making CD74ACT157M optimal for legacy 5V TTL interoperability and industrial temperature reliability.

Availability

CD74ACT157M is available at Aetrix Electronics and suitable for bus arbitration, address selection, signal path switching, and digital test interface applications requiring stable component supply across extended temperature ranges.

Supply support for CD74ACT157M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of expertise in high-reliability logic families.

The CD74ACT157M belongs to TI's advanced CMOS logic portfolio designed for high-speed, low-power, and industrial-temperature digital signal routing - targeting applications where TTL compatibility, latch-up immunity, and wide ambient operation are critical.

FAQ

What is the maximum operating temperature range for CD74ACT157M?

The CD74ACT157M is fully specified and tested from –55°C to +125°C. This extended industrial temperature range is validated per TI's qualification standards and applies across all electrical parameters including propagation delay, output drive, and input thresholds - making CD74ACT157M suitable for under-hood automotive, aerospace, and harsh-environment industrial control applications.

Does CD74ACT157M require external pull-up or pull-down resistors on unused inputs?

Yes - all unused inputs of CD74ACT157M must be terminated to either V_CC or GND to prevent floating nodes, which can cause excessive power consumption, oscillation, or logic malfunction. TI explicitly recommends 10kΩ pull-up or pull-down resistors for inputs that may be inactive during certain system states; direct connection is acceptable for permanently unused pins.

Can CD74ACT157M drive a 50Ω transmission line directly?

Yes - CD74ACT157M is characterized to drive 50Ω transmission lines at 85°C with 75mA test current (per datasheet Section 5.5), delivering VOH ≥ 3.7V and VOL ≤ 0.5V. For reliable signal integrity, ensure trace length <12cm, use source termination near the CD74ACT157M output, and maintain an unbroken ground plane beneath signal paths.

Is CD74ACT157M pin-compatible with older CD74HC157 or CD74HCT157 devices?

No - while CD74ACT157M shares the same 16-pin SOIC footprint and basic pin functions, it is not pin-compatible with CD74HC157 (high-speed CMOS) or CD74HCT157 (TTL-input CMOS) due to differences in internal logic thresholds, drive strength, and timing behavior. Interchange requires verification of V_IL/V_IH, t_PD, and I_OH/I_OL against target system requirements.

What is the purpose of the G (strobe) pin on CD74ACT157M?

The G pin on CD74ACT157M is an active-low output enable/strobe that forces all four Y outputs low regardless of the states of A/B or data inputs. This provides synchronized channel blanking for bus isolation, glitch-free state transitions, or power sequencing - a critical feature absent in non-strobed multiplexers like the 74ACT158.

CD74ACT157M Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74ACT

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Type:: Multiplexer

Circuit:: 4 x 2:1

Independent Circuits:: 1

Current - Output High, Low:: 24mA, 24mA

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

CD74ACT157M FAQ

1.How can I place an order for CD74ACT157M through Aetrix?

Please submit a Request for Quotation (RFQ) for CD74ACT157M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD74ACT157M reliable?

The price and inventory of CD74ACT157M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74ACT157M is usually 5 days.

3.What payment methods are accepted for CD74ACT157M?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74ACT157M transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD74ACT157M?

CD74ACT157M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD74ACT157M order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD74ACT157M?

For technical support, including CD74ACT157M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74ACT157M requirements.

6.How does Aetrix verify that CD74ACT157M is sourced from the original manufacturer or authorized distributors?

All CD74ACT157M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74ACT157M meets industry standards.

7.What is the process for return or replacement of CD74ACT157M?

All CD74ACT157M units undergo pre-shipment inspection (PSI). If there is an issue with CD74ACT157M, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD74ACT157M part is unused and in its original packaging.

Return procedure for CD74ACT157M:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…