Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments CD74ACT175EG4

Name: CD74ACT175EG4
Brand: Texas Instruments
SKU: CD74ACT175EG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD74ACT175EG4

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 16-DIP (0.300", 7.62mm)

Datasheet:: CD74ACT175EG4.pdf

Description:: IC FF D-TYPE SNGL 4BIT 16DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,607

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD74ACT175EG4 from Texas Instruments is a quadruple positive-edge-triggered D-type flip-flop with asynchronous clear, complementary outputs per stage, TTL-compatible inputs, ±24mA output drive, and 114MHz maximum clock frequency at –40°C to +85°C. It operates from 4.5V to 5.5V and is used in synchronous digital logic systems requiring buffered storage and edge-triggered state retention.

For engineers reviewing the CD74ACT175EG4 datasheet, CD74ACT175EG4 pinout, CD74ACT175EG4 application, or CD74ACT175EG4 equivalent, key selection criteria include its dual-rail output architecture, 2.9ns typical propagation delay, SCR-latchup-resistant CMOS process, and compatibility with legacy TTL-level control signals in register and shift-register implementations.

Technical Context

The CD74ACT175EG4 implements four independent D-type latches synchronized to the rising edge of CLK, each with active-low asynchronous CLR. Its functional mode table confirms that Q retains prior state when CLK is static and updates only on CLK↑ if CLR is high - no metastability mitigation circuitry is specified.

It uses an ACT (Advanced CMOS TTL-compatible) process delivering bipolar-equivalent speed (f_max = 114MHz) with CMOS power efficiency (I_CC = 8μA typ at 25°C), balanced t_PLH/t_PHL, and rail-to-rail output swing under ±24mA load - enabling direct fanout to 15 F-series devices without buffering.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	ACT (TTL-compatible CMOS) - ensures interoperability with 74LS/74F inputs while retaining low-power CMOS quiescent current
Supply Voltage	4.5V–5.5V - supports standard 5V digital rails with ±10% tolerance; not rated for 3.3V operation
Max Clock Frequency	114MHz at –40°C to +85°C - defines maximum synchronous data rate for register chains or counters
Propagation Delay	2.9ns (t_PLH/t_PHL, V_CC = 5V, T_A = 25°C, C_L = 50pF) - enables tight timing margins in high-speed control logic
Output Drive	±24mA - sufficient to directly drive 15 F-series loads or terminate 50Ω transmission lines at 85°C
Input Compatibility	TTL-voltage thresholds (V_IL ≤ 0.8V, V_IH ≥ 2.0V) - allows direct connection to 74LS outputs without level-shifting
ESD Rating	±2000V HBM - meets industrial handling requirements without special ESD precautions beyond standard protocols

Pinout & Package

CD74ACT175EG4 is supplied in a 16-pin plastic dual in-line package (PDIP-N), body size 19.3mm × 6.35mm, with through-hole mounting and 0.3-inch row spacing.

Pin/Terminal	Circuit Role	Design Meaning
1	CLR	Asynchronous active-low clear input - forces all Q outputs low regardless of CLK state
2, 3	1Q, 1Q̅	Complementary outputs of first flip-flop - enables differential signaling or inverted logic paths without external inverters
4	1D	Data input for first flip-flop - sampled on next CLK↑ if CLR is high
5, 12, 13	2D, 3D, 4D	Independent data inputs for remaining three flip-flops - fully parallel load capability
6, 7, 10, 11, 14, 15	2Q, 2Q̅, 3Q, 3Q̅, 4Q, 4Q̅	Complementary outputs for stages 2–4 - supports multi-bit bus latching with native inversion
8	GND	Ground reference - must be connected to system common; decoupling capacitor required adjacent to pin
9	CLK	Global positive-edge clock - synchronizes all four flip-flops simultaneously; no internal clock distribution skew specified
16	V_CC	+5V supply - requires local 0.1μF ceramic bypass capacitor between pins 8 and 16 per TI layout guidance

Key Features

Feature	Design Value
Quadruple D-type with Clear	Four independent edge-triggered registers sharing one CLK and one global CLR - simplifies control logic for 4-bit storage blocks
Complementary Outputs	Each stage provides Q and Q̅ - eliminates need for external inverters in toggle, enable, or differential interface applications
TTL-Compatible Inputs	Accepts standard 74LS/74F logic levels - enables mixed-technology board designs without level translators
±24mA Output Drive	Drives 15 F-series loads or 50Ω lines directly - reduces component count in high-fanout control planes
SCR-Latchup Resistant	Qualified per JEDEC JESD78 - ensures robustness against transient-induced latchup in noisy industrial environments

Applications

Buffer/Storage Registers	Shift Registers
Use Scenario: Holding 4-bit status flags from microcontroller GPIO or sensor interface lines during interrupt service routines. IC Role / Device Role / Timing Role: Synchronous data latch providing glitch-free snapshot capture on CLK↑ with immediate reset via CLR. Use Value: Eliminates need for discrete inverters and buffers; 2.9ns propagation enables sub-10ns sampling windows in real-time control loops.	Use Scenario: Constructing a 4-bit serial-in/parallel-out (SIPO) shift register using cascaded D inputs and feedback routing. IC Role / Device Role / Timing Role: Edge-triggered stage element accepting serial data on 1D and propagating it across Q outputs on successive clocks. Use Value: Complementary outputs allow direct connection to next-stage D inputs without external inversion, reducing trace count and timing uncertainty.
Pattern Generators	State Machine Controllers
Use Scenario: Generating fixed 4-bit test patterns (e.g., 0001 → 0010 → 0100 → 1000) for digital stimulus in ATE or FPGA validation. IC Role / Device Role / Timing Role: Clocked register bank updated by combinational logic driving D inputs - CLR initializes pattern sequence. Use Value: 114MHz max clock supports pattern rates up to 28.5MHz per bit position, suitable for high-speed digital test vectors.	Use Scenario: Implementing Moore-type finite-state machine states where each flip-flop represents one bit of the encoded state vector. IC Role / Device Role / Timing Role: Synchronous state register storing current machine state; CLR resets to initial state (e.g., IDLE). Use Value: Balanced t_PLH/t_PHL ensures symmetrical setup/hold timing across all four bits, critical for reliable state transitions at maximum frequency.

Buffer/Storage Registers

Shift Registers

Use Scenario: Holding 4-bit status flags from microcontroller GPIO or sensor interface lines during interrupt service routines.

IC Role / Device Role / Timing Role: Synchronous data latch providing glitch-free snapshot capture on CLK↑ with immediate reset via CLR.

Use Value: Eliminates need for discrete inverters and buffers; 2.9ns propagation enables sub-10ns sampling windows in real-time control loops.

Use Scenario: Constructing a 4-bit serial-in/parallel-out (SIPO) shift register using cascaded D inputs and feedback routing.

IC Role / Device Role / Timing Role: Edge-triggered stage element accepting serial data on 1D and propagating it across Q outputs on successive clocks.

Use Value: Complementary outputs allow direct connection to next-stage D inputs without external inversion, reducing trace count and timing uncertainty.

Pattern Generators

State Machine Controllers

Use Scenario: Generating fixed 4-bit test patterns (e.g., 0001 → 0010 → 0100 → 1000) for digital stimulus in ATE or FPGA validation.

IC Role / Device Role / Timing Role: Clocked register bank updated by combinational logic driving D inputs - CLR initializes pattern sequence.

Use Value: 114MHz max clock supports pattern rates up to 28.5MHz per bit position, suitable for high-speed digital test vectors.

Use Scenario: Implementing Moore-type finite-state machine states where each flip-flop represents one bit of the encoded state vector.

IC Role / Device Role / Timing Role: Synchronous state register storing current machine state; CLR resets to initial state (e.g., IDLE).

Use Value: Balanced t_PLH/t_PHL ensures symmetrical setup/hold timing across all four bits, critical for reliable state transitions at maximum frequency.

Equivalent & Alternatives

The following parts are listed as comparable options for similar D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT175N	Same ACT family, identical pinout and AC/DC specs; differs only in packaging marking and RoHS compliance documentation path	No functional difference; SN74ACT175N is TI's standard commercial-grade variant with identical timing and drive strength	Select SN74ACT175N for new designs requiring full TI production traceability and standard commercial qualification.
74AC175PC	AC-family device: lower drive (±24mA same), but higher V_CC range (2V–6V); lacks SCR-latchup resistance per JEDEC JESD78	Supports 3.3V operation but unsuitable for high-noise industrial environments where latchup immunity is mandatory	Choose 74AC175PC only for 3.3V-only systems with benign EMI; CD74ACT175EG4 remains preferred for 5V industrial control.

Compared with SN74ACT175N and 74AC175PC, CD74ACT175EG4 offers guaranteed SCR-latchup immunity and identical performance in 5V TTL-interfaced systems, making it the optimal choice for legacy-compatible, noise-resilient register applications where pin-for-pin replacement is required and voltage margin is constrained to 4.5–5.5V.

Availability

CD74ACT175EG4 is available at Aetrix Electronics and suitable for industrial control panels, legacy test equipment upgrades, and military-grade digital subsystems requiring stable component supply and long-term obsolescence management.

Supply support for CD74ACT175EG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog and embedded processing technologies with over 90,000 active products and global manufacturing and support infrastructure.

The CD74ACT175EG4 belongs to TI's legacy 74ACT logic family, designed specifically to replace bipolar TTL (74F/74AS) in 5V systems while delivering CMOS power efficiency, latchup immunity, and direct interface compatibility.

FAQ

What is the operating temperature range for CD74ACT175EG4?

The CD74ACT175EG4 is rated for operation from –55°C to +125°C, with recommended conditions spanning –40°C to +85°C for full AC/DC specification compliance. The extended range supports deployment in harsh environments such as automotive engine compartments and industrial motor drives, though timing parameters are guaranteed only within the –40°C to +85°C range per the datasheet's switching characteristics table.

Does CD74ACT175EG4 support 3.3V operation?

No, CD74ACT175EG4 does not support 3.3V operation. Its absolute maximum V_CC is 6V and minimum recommended V_CC is 4.5V; operation below 4.5V violates the recommended operating conditions and results in undefined timing, reduced noise margin, and potential failure to meet TTL input threshold specifications. For 3.3V systems, consider the 74AC175 or 74LVC175 families instead.

How many output pairs does CD74ACT175EG4 provide?

CD74ACT175EG4 provides four independent D-type flip-flops, each with complementary Q and Q̅ outputs - totaling eight output terminals (pins 2,3,6,7,10,11,14,15). This dual-rail configuration enables direct implementation of both true and inverted logic paths without external inverters, reducing board space and signal propagation delay in register-based designs.

Is CD74ACT175EG4 pin-compatible with older 74LS175 devices?

Yes, CD74ACT175EG4 is pin-compatible with 74LS175 in the 16-pin PDIP package, sharing identical pin assignments for CLK, CLR, D inputs, Q/Q̅ outputs, V_CC, and GND. However, CD74ACT175EG4 offers superior performance: 114MHz vs. ~30MHz max clock, ±24mA vs. ±8mA drive, and CMOS-level quiescent current - enabling drop-in upgrades in existing 74LS175-based designs without PCB modification.

What is the purpose of the buffered inputs in CD74ACT175EG4?

The buffered inputs in CD74ACT175EG4 reduce capacitive loading on upstream drivers and improve noise immunity by isolating internal logic gates from external trace capacitance. This design minimizes input-to-output propagation skew across the four flip-flops and ensures consistent setup/hold timing behavior - critical for reliable operation in high-density digital systems where signal integrity and timing margin are constrained.

CD74ACT175EG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74ACT

Package/Case:: 16-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Discontinued at Digi-Key

Function:: Master Reset

Type:: D-Type

Output Type:: Complementary

Number of Elements:: 1

Number of Bits per Element:: 4

Clock Frequency:: 114 MHz

Max Propagation Delay @ V, Max CL:: 11.5ns @ 5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Iq):: 8 µA

Input Capacitance:: 10 pF

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 16-PDIP

CD74ACT175EG4 FAQ

1.How can I place an order for CD74ACT175EG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for CD74ACT175EG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD74ACT175EG4 reliable?

The price and inventory of CD74ACT175EG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74ACT175EG4 is usually 5 days.

3.What payment methods are accepted for CD74ACT175EG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74ACT175EG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD74ACT175EG4?

CD74ACT175EG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD74ACT175EG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD74ACT175EG4?

For technical support, including CD74ACT175EG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74ACT175EG4 requirements.

6.How does Aetrix verify that CD74ACT175EG4 is sourced from the original manufacturer or authorized distributors?

All CD74ACT175EG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74ACT175EG4 meets industry standards.

7.What is the process for return or replacement of CD74ACT175EG4?

All CD74ACT175EG4 units undergo pre-shipment inspection (PSI). If there is an issue with CD74ACT175EG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD74ACT175EG4 part is unused and in its original packaging.

Return procedure for CD74ACT175EG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…