Texas Instruments CD74ACT258M
- Part No.:
- CD74ACT258M
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74ACT258M.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:520
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74ACT258M from Texas Instruments is a quad 2-input multiplexer with inverting three-state outputs, designed for high-speed data routing in digital logic systems. It operates at 4.5–5.5 V, delivers 2.4 ns typical propagation delay (VCC = 5 V, CL = 50 pF), supports ±24 mA output drive, and features SCR-latchup-resistant CMOS process - used in address/data bus selection and function generation circuits.
For engineers reviewing the CD74ACT258M datasheet, CD74ACT258M pinout, CD74ACT258M application, or CD74ACT258M equivalent, key selection criteria include its inverting output architecture, 5-V ACT logic family compatibility, 16-pin SOIC package, -55°C to +125°C operating range, and three-state enable control for bus sharing.
Technical Context
The CD74ACT258M implements four independent 2:1 multiplexers, each selecting between two inputs (I₀/I₁) based on a common select line (S), with inverted outputs (Y). Its active-low Output Enable (OE) places all outputs in high-impedance state when asserted, enabling shared-bus operation without external gating.
It uses Advanced CMOS Logic (ACT) technology, delivering bipolar FAST™/AS speed with CMOS power efficiency. Input thresholds are TTL-compatible (VIL ≤ 0.8 V, VIH ≥ 2.0 V), and it drives 50 Ω transmission lines while maintaining balanced propagation delays across channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | ACT - ensures TTL-compatible input thresholds and 5-V supply operation with low power vs. bipolar alternatives |
| Propagation Delay (tPLH/tPHL) | 2.4 ns typical at VCC = 5 V, CL = 50 pF - enables sub-100 MHz data routing in synchronous systems |
| Output Drive | ±24 mA per output - sufficient to fan out to 15 FAST™ ICs or directly terminate 50 Ω lines |
| Operating Temperature | -55°C to +125°C - qualified for military, automotive, and industrial environments without derating |
| ESD Protection | ≥2 kV HBM - exceeds MIL-STD-883 Method 3015, reducing handling sensitivity in production |
| Supply Voltage Range | 4.5 V to 5.5 V - tight tolerance supports stable 5-V rail operation with noise margin |
Pinout & Package
CD74ACT258M is supplied in a 16-pin SOIC (D) package (9.9 mm × 6.0 mm body, 1.75 mm nominal height), with gull-wing leads and RoHS-compliant NiPdAu finish. Thermal performance is characterized by RθJA = 119.9°C/W (JEDEC standard board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5, 6, 10, 11, 13, 14 | Data Inputs (1I₀, 1I₁, 2I₀, 2I₁, 3I₀, 3I₁, 4I₀, 4I₁) | Eight total inputs grouped as four pairs; each pair feeds one multiplexer channel |
| 2, 3, 4, 7, 9, 12 | Inverted Outputs (1Y, 2Y, 3Y, 4Y) | Active-high logic levels inverted relative to selected input - critical for complemented bus signaling |
| 15 | Output Enable (OE) | Active-low control: HIGH disables all outputs into high-Z; essential for bus arbitration |
| 16 | VCC | Positive supply (4.5–5.5 V); requires local 0.1 µF bypass capacitor per TI layout guidance |
| 8 | GND | Ground reference; must be low-impedance connection to minimize switching noise coupling |
| 4 | Select (S) | Common select line determining which input (I₀ or I₁) appears at each Y output |
Key Features
| Feature | Design Value |
|---|---|
| Inverting outputs | Each Y output is logically inverted - enables direct interface with complementary logic or active-low bus drivers |
| Three-state outputs with common OE | Single active-low enable controls all four outputs simultaneously - simplifies bus contention management in multi-device systems |
| SCR-latchup-resistant process | Guarantees immunity to latchup under transient overvoltage or ESD events - critical for reliability in noisy industrial environments |
| Buffered inputs | Reduces capacitive loading on upstream drivers and improves noise immunity - maintains signal integrity across PCB traces |
| 50 Ω transmission-line drive capability | Validated at 85°C and 125°C - supports point-to-point high-speed interconnects without external termination |
Applications
| Address Bus Multiplexing | Data Path Selection |
|---|---|
Use Scenario: Selecting between two memory banks or peripheral address spaces in microcontroller-based systems. IC Role / Device Role / Timing Role: Quad 2:1 multiplexer with common select and OE, routing 4-bit address segments under CPU control. Use Value: Enables compact, single-chip address switching without glue logic; inverting outputs match common decoder polarity requirements. | Use Scenario: Routing sensor data or ADC outputs to multiple processing units or storage buffers. IC Role / Device Role / Timing Role: High-speed data selector with 2.4 ns propagation delay and three-state outputs for time-multiplexed bus access. Use Value: Eliminates need for discrete gates or CPLDs; ±24 mA drive supports direct connection to FPGA I/O or microcontroller pins. |
| Function Generation | Test Pattern Switching |
Use Scenario: Implementing combinational logic functions (e.g., XOR, NAND) using multiplexer-based synthesis in legacy digital designs. IC Role / Device Role / Timing Role: Configurable logic block where inputs and select lines define truth table behavior; inverting outputs simplify complemented function mapping. Use Value: Reduces component count in repair or retrofit applications where PLD reprogramming is unavailable. | Use Scenario: Switching between production firmware test vectors and calibration sequences in automated test equipment (ATE). IC Role / Device Role / Timing Role: Controlled by test controller's GPIO to route stimulus signals to DUT pins with precise timing alignment. Use Value: Enables deterministic, glitch-free test mode transitions via synchronized OE assertion - verified across -55°C to +125°C range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74ACT257M | Non-inverting outputs; identical pinout, timing, and electrical specs otherwise | Used where uncomplemented output logic is required (e.g., direct interface with non-inverting latches) | Select CD74ACT257M only when output inversion is undesirable; verify downstream logic polarity compatibility |
| SN74ACT258N | Same functionality and AC/DC specs, but in 16-pin PDIP (N) package instead of SOIC (D) | Suitable for through-hole prototyping or legacy board upgrades where SOIC footprint is unavailable | Choose SN74ACT258N for hand-soldered evaluation or repair; note larger 19.3 × 9.4 mm body and different thermal resistance (RθJA = N/A) |
Compared with CD74ACT257M and SN74ACT258N, the CD74ACT258M provides inverting outputs in a space-efficient SOIC package optimized for surface-mount production, while maintaining full functional equivalence except for output polarity and package form factor.
Availability
CD74ACT258M is available at Aetrix Electronics and suitable for industrial control, aerospace avionics, and test instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74ACT258M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 90 years of innovation in high-reliability components.
The CD74ACT258M belongs to TI's Advanced CMOS Logic (ACT) family, engineered for 5-V systems demanding TTL-compatible interfacing, high speed, and robustness in harsh environments - particularly where inverting multiplexing is required.
FAQ
What is the output logic polarity of the CD74ACT258M?
The CD74ACT258M provides inverting outputs: each Y output is the logical complement of the selected input (I₀ or I₁). This distinguishes it from the non-inverting CD74ACT257M. The inversion is inherent to the device architecture and cannot be disabled; system-level logic design must account for this polarity when connecting to downstream latches or decoders.
Does the CD74ACT258M support operation below 4.5 V?
No - the CD74ACT258M is specified only for 4.5 V to 5.5 V operation per TI's Recommended Operating Conditions. Unlike AC-series variants (e.g., CD74AC258), the ACT version does not support 1.5–5.5 V operation. Attempting to power CD74ACT258M below 4.5 V may result in undefined logic states, increased propagation delay, or failure to meet output drive specifications.
How is the Output Enable (OE) pin used in system design with CD74ACT258M?
The OE pin on CD74ACT258M is active-low and controls all four outputs simultaneously. When OE is HIGH, all Y outputs enter high-impedance state regardless of S or input states - enabling safe bus sharing. In practice, OE is typically driven by a microcontroller GPIO or bus arbiter signal synchronized with data valid windows to prevent bus contention during transitions.
Is the CD74ACT258M pin-compatible with CD74ACT257M?
Yes - CD74ACT258M and CD74ACT257M share identical 16-pin SOIC (D) package, pinout, and DC/AC electrical specifications, differing only in output polarity (inverting vs. non-inverting). This allows direct PCB replacement if downstream logic accommodates the polarity change; no layout modification is required beyond verifying functional correctness of the inverted outputs.
What thermal considerations apply to CD74ACT258M in continuous operation?
CD74ACT258M has a junction-to-ambient thermal resistance (RθJA) of 119.9°C/W in SOIC package. At maximum rated supply (5.5 V) and full output loading, power dissipation remains low (<15 mW static), but dynamic loading increases dissipation. For sustained operation at 125°C ambient, ensure adequate PCB copper area under the package and avoid stacking heat-generating components nearby to maintain junction temperature within absolute maximum rating.
CD74ACT258M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ACT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 75mA, 75mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74ACT258M FAQ
1.How can I place an order for CD74ACT258M through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74ACT258M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74ACT258M reliable?
The price and inventory of CD74ACT258M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74ACT258M is usually 5 days.
3.What payment methods are accepted for CD74ACT258M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74ACT258M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74ACT258M?
CD74ACT258M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74ACT258M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74ACT258M?
For technical support, including CD74ACT258M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74ACT258M requirements.
6.How does Aetrix verify that CD74ACT258M is sourced from the original manufacturer or authorized distributors?
All CD74ACT258M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74ACT258M meets industry standards.
7.What is the process for return or replacement of CD74ACT258M?
All CD74ACT258M units undergo pre-shipment inspection (PSI). If there is an issue with CD74ACT258M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74ACT258M part is unused and in its original packaging.
Return procedure for CD74ACT258M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74ACT258M Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
