Texas Instruments CD74ACT258M96
- Part No.:
- CD74ACT258M96
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74ACT258M96.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,282
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74ACT258M96 from Texas Instruments is a quad 2-input inverting multiplexer with three-state outputs, designed for high-speed digital data routing in industrial control and test equipment. It features 2.4ns typical propagation delay at 5V, ±24mA output drive, 50Ω transmission-line driving capability, and operates across -55°C to +125°C.
For engineers reviewing the CD74ACT258M96 datasheet, CD74ACT258M96 pinout, CD74ACT258M96 application, or CD74ACT258M96 equivalent, this page delivers verified functional behavior, SOIC-16 package mapping, truth-table–confirmed inverting logic, thermal performance data, and real-world selection guidance for bus arbitration and signal routing designs.
Technical Context
The CD74ACT258M96 implements four independent 2:1 multiplexers with active-low Output Enable (OE), where each Y output is the inverted logical selection of its corresponding I₀/I₁ pair based on the S input. Its ACT-series CMOS process ensures TTL-compatible input thresholds (VIH = 2.0V min, VIL = 0.8V max) and rail-to-rail output swing under ±24mA load.
All four channels share one common Select (S) and one common OE input, enabling synchronized channel switching and simultaneous three-state control. The device supports 5V-only operation (4.5V–5.5V), exhibits balanced tPLH/tPHL propagation delays, and maintains 15pF output capacitance for predictable timing in high-fanout systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | ACT (Advanced CMOS, TTL-compatible inputs, 5V-only) |
| Propagation Delay (In to Y) | 2.4ns typical at VCC = 5V, CL = 50pF - enables sub-100MHz data routing |
| Output Drive | ±24mA per output - drives 15 FAST™ ICs or 50Ω transmission lines directly |
| Operating Temperature | -55°C to +125°C - qualified for extended industrial and military environments |
| Supply Voltage Range | 4.5V to 5.5V - rejects ±10% supply variation without functional degradation |
| Three-State Leakage | ±5μA max at -40°C to +85°C - ensures low standby current in bus-hold configurations |
| Input Capacitance | 10pF - minimizes loading on upstream drivers and preserves signal integrity |
Pinout & Package
CD74ACT258M96 is packaged in a 16-pin SOIC (D package), 9.9mm × 6mm body size, with standard 1.27mm pitch and gull-wing leads. Thermal performance: RθJA = 119.9°C/W (JEDEC-standard board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | S, OE | Shared Select and active-low Output Enable - synchronizes all four channels |
| 2, 3, 5, 6, 10, 11, 13, 14 | 1I0, 1I1, 2I0, 2I1, 3I0, 3I1, 4I0, 4I1 | Eight independent data inputs - grouped as four pairs for 2:1 selection per channel |
| 4, 7, 9, 12 | 1Y, 2Y, 3Y, 4Y | Inverting outputs - Y = NOT[(S·I₁) + (NOT S·I₀)] for each channel |
| 8 | GND | Ground reference - must be low-impedance for noise immunity and timing stability |
| 16 | VCC | Positive supply - requires local 0.1μF bypass capacitor per TI layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Inverting multiplexer outputs | Provides complementary logic polarity required in bus inversion, parity generation, and differential signaling interfaces |
| SCR-latchup-resistant process | Guarantees immunity to latch-up under transient overvoltage or ESD events in harsh industrial environments |
| 2kV HBM ESD rating | Meets MIL-STD-883 Method 3015 - reduces handling precautions and field failure risk |
| Balanced propagation delays | tPLH ≈ tPHL within 0.2ns - eliminates duty-cycle distortion in clock/data path applications |
| Three-state output control | Single OE pin places all Y outputs in high-Z simultaneously - enables clean bus sharing without external gating |
Applications
| Industrial PLC I/O Expansion | Automated Test Equipment (ATE) Signal Routing |
|---|---|
Use Scenario: Multiplexing sensor inputs from multiple analog front-ends into a shared ADC channel while maintaining isolation between channels. IC Role / Device Role / Timing Role: Quad 2:1 inverting multiplexer with synchronized enable - routes four independent analog monitoring signals under microcontroller control. Use Value: Eliminates need for discrete logic gates or additional mux ICs; ±24mA drive supports direct connection to ADC input buffers without level-shifting. |
Use Scenario: Switching between stimulus and response paths in high-speed digital pattern generators during boundary-scan testing. IC Role / Device Role / Timing Role: High-speed signal selector with sub-3ns propagation - enables precise timing alignment between test vectors and DUT feedback. Use Value: 2.4ns typical delay and 15pF CO ensure minimal skew across all four channels, critical for <10ns setup/hold compliance. |
| Digital Bus Arbitration Logic | Legacy System Interface Adapter |
Use Scenario: Resolving contention between two microcontrollers sharing a common UART or SPI bus via hardware-controlled channel selection. IC Role / Device Role / Timing Role: Three-state-enabled multiplexer - isolates inactive controller while passing selected TX/RX lines with inverting logic compatibility. Use Value: Active-low OE allows direct connection to reset or chip-select lines; inverting outputs match legacy bus polarity requirements without external inverters. |
Use Scenario: Adapting newer 5V logic subsystems to older TTL-based backplane architectures requiring inverted control signals. IC Role / Device Role / Timing Role: Inverting data selector - translates non-inverted register outputs into inverted bus commands for legacy peripherals. Use Value: Single-chip solution replaces dual 74ACT04 + 74ACT157 implementations, reducing BOM count and PCB area by 40%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74ACT257M96 | Non-inverting outputs; identical pinout, timing, and drive strength | Used where signal polarity preservation is required (e.g., direct register-to-bus transfer) | Select CD74ACT257M96 when inverting logic is not needed; verify system-level polarity matching before substitution |
| SN74ACT258N | Same function and AC/ACT specs, but in PDIP-16 package (19.3mm × 9.4mm); higher RθJA (139.5°C/W) | Suitable for prototyping or through-hole assembly; less suitable for thermally constrained surface-mount layouts | Choose SN74ACT258N only for hand-soldered evaluation; SOIC-16 CD74ACT258M96 preferred for production volume and thermal performance |
Compared with CD74ACT257M96, CD74ACT258M96 provides inverted outputs essential for bus-compatibility in legacy systems; compared with SN74ACT258N, it offers superior thermal resistance and smaller footprint for automated SMT manufacturing.
Availability
CD74ACT258M96 is available at Aetrix Electronics and suitable for industrial control systems, automated test equipment, and legacy interface adapters requiring stable component supply, long-term lifecycle support, and guaranteed SOIC-16 packaging.
Supply support for CD74ACT258M96 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 90 years of innovation in high-reliability components.
The CD74ACT258M96 belongs to TI's Advanced CMOS Logic family, engineered for robust 5V digital signal routing in mission-critical industrial, defense, and test instrumentation applications where speed, noise immunity, and temperature resilience are mandatory.
FAQ
What is the key functional difference between CD74ACT258M96 and CD74ACT257M96?
The CD74ACT258M96 provides inverting outputs (Y = NOT[(S·I₁) + (NOT S·I₀)]), whereas CD74ACT257M96 delivers non-inverting outputs (Y = (S·I₁) + (NOT S·I₀)). Both share identical pinout, timing, drive strength, and SOIC-16 packaging. This polarity distinction determines compatibility with downstream logic polarity requirements - CD74ACT258M96 is selected when bus-level inversion is needed without external gates.
Does CD74ACT258M96 support mixed-voltage operation such as 3.3V inputs?
No. CD74ACT258M96 is an ACT-series device specified only for 4.5V–5.5V VCC operation. Its input thresholds (VIH ≥ 2.0V, VIL ≤ 0.8V) are TTL-compatible but not optimized for 3.3V logic families. Driving CD74ACT258M96 inputs from 3.3V sources may result in marginal noise margins or undefined states; level translation is recommended for interoperability with 3.3V systems.
What is the maximum fanout capability of CD74ACT258M96?
CD74ACT258M96 supports fanout to 15 FAST™ ICs per output, enabled by its ±24mA output drive strength. This is validated under worst-case conditions (VCC = 4.5V, TA = 85°C) and assumes standard FAST™ input loading (≈1.6mA per unit load). For heavier capacitive loads (>50pF) or longer traces, timing margins must be re-verified using the 2.4ns typical propagation delay and 15pF CO specification.
Is CD74ACT258M96 pin-compatible with older CD74AC258 variants?
No. CD74ACT258M96 uses the ACT process (5V-only, TTL-compatible inputs), while CD74AC258 operates from 1.5V–5.5V with different VIH/VIL thresholds. Though both share the same SOIC-16 pinout and logic function, their electrical specifications are not interchangeable. Substituting CD74AC258 for CD74ACT258M96 risks incorrect logic levels or timing violations in 5V-only systems.
How should unused inputs be handled on CD74ACT258M96?
All unused inputs on CD74ACT258M96 - including S, OE, and any unconnected I₀/I₁ pins - must be tied to a defined logic level (VCC or GND) per TI layout guidelines. Floating inputs can cause increased supply current, oscillation, or erroneous channel selection. OE should be pulled low to enable outputs or high to force high-Z; S should be fixed to select a default source if only one input pair per channel is used.
CD74ACT258M96 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ACT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 75mA, 75mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74ACT258M96 FAQ
1.How can I place an order for CD74ACT258M96 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74ACT258M96 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74ACT258M96 reliable?
The price and inventory of CD74ACT258M96 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74ACT258M96 is usually 5 days.
3.What payment methods are accepted for CD74ACT258M96?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74ACT258M96 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74ACT258M96?
CD74ACT258M96 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74ACT258M96 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74ACT258M96?
For technical support, including CD74ACT258M96 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74ACT258M96 requirements.
6.How does Aetrix verify that CD74ACT258M96 is sourced from the original manufacturer or authorized distributors?
All CD74ACT258M96 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74ACT258M96 meets industry standards.
7.What is the process for return or replacement of CD74ACT258M96?
All CD74ACT258M96 units undergo pre-shipment inspection (PSI). If there is an issue with CD74ACT258M96, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74ACT258M96 part is unused and in its original packaging.
Return procedure for CD74ACT258M96:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74ACT258M96 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
