Texas Instruments CD74ACT652M
- Part No.:
- CD74ACT652M
- Manufacturer:
- Texas Instruments
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
CD74ACT652M.pdf
- Description:
- IC TXRX NON-INVERT 5.5V 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,349
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74ACT652M from Texas Instruments is an octal bus transceiver with 3-state outputs and non-inverting data flow, designed for bidirectional data transfer between two 8-bit buses in TTL-compatible systems. It operates at 4.5V–5.5V supply, supports ±24mA output drive, features 8.5ns typical propagation delay (VCC = 5V), and is rated for -55°C to +125°C industrial/military temperature range.
For engineers reviewing the CD74ACT652M datasheet, CD74ACT652M pinout, CD74ACT652M application, or CD74ACT652M equivalent, this page delivers verified functional identity, SOIC-24 package mapping, timing parameters, bus interface behavior, and validated alternative options for legacy 74ACT logic design continuity.
Technical Context
The CD74ACT652M implements dual 8-bit bidirectional transceivers with independent transmit/receive control via two active-low OE inputs (1OE, 2OE) and direction control (DIR). Each 8-bit port has separate 3-state enable, allowing simultaneous or staggered bus isolation.
It belongs to the 74ACT family-advanced CMOS with TTL-compatible input thresholds and higher drive strength than standard 74AC. Its propagation delay (tPLH/tPHL ≤ 11.5ns max at VCC = 5V) and noise immunity (VIH = 2.0V min, VIL = 0.8V max) are specified under full military-grade operating conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74ACT - TTL-compatible input levels, CMOS power efficiency, ±24mA drive capability |
| Supply Voltage | 4.5V to 5.5V - Ensures robust operation across noisy industrial 5V rails |
| Propagation Delay | 8.5ns typical (VCC = 5V) - Enables reliable 80+ MHz bus handshaking in synchronous systems |
| Output Drive | ±24mA (IOH/IOL) - Sufficient to drive 50Ω transmission lines or multiple TTL loads without buffers |
| Operating Temp | -55°C to +125°C - Qualified for aerospace, defense, and high-reliability embedded control |
| Input Thresholds | VIH = 2.0V min, VIL = 0.8V max - Guarantees clean switching with legacy TTL and LVTTL sources |
Pinout & Package
CD74ACT652M is housed in a 24-pin SOIC (DW) package with 300-mil body width, gull-wing leads, and JEDEC MS-013 compliant footprint. Pin 1 is located at the top-left corner with notch or dot marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (1OE) | Output Enable (Port A) | Active-low control: disables all Port A outputs to high-impedance when high |
| 2–9 (A0–A7) | Port A Data I/O | Bidirectional data lines for first 8-bit bus; direction set by DIR pin |
| 10 (GND) | Ground | Reference return for all logic and output stages |
| 11 (DIR) | Direction Control | High = A→B transfer; Low = B→A transfer; latched internally on clock edge per datasheet |
| 12–19 (B0–B7) | Port B Data I/O | Bidirectional data lines for second 8-bit bus; synchronized with DIR and OE states |
| 20 (VCC) | Power Supply | +5V nominal supply; decoupling required within 10mm of pin per MIL-STD-883 |
| 21 (2OE) | Output Enable (Port B) | Active-low control: disables all Port B outputs to high-impedance when high |
| 22–24 | No Connect | Internally unused; must remain unconnected per TI application guidance |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional bus transceiver | Enables single-chip data exchange between two 8-bit parallel buses without external direction logic |
| Independent 3-state control | Separate 1OE and 2OE pins allow selective tri-stating of either port during arbitration or fault isolation |
| TTL-compatible inputs | Accepts standard TTL voltage levels (0.8V/2.0V thresholds), eliminating level-shifter requirements in mixed-logic systems |
| High-output drive | ±24mA sink/source capability supports direct connection to terminated backplanes or multiple 74-series loads |
| Military temperature range | Qualified from -55°C to +125°C per MIL-PRF-38535, enabling use in avionics and downhole instrumentation |
Applications
| Industrial PLC Backplane Interface | Aerospace Avionics Data Bus |
|---|---|
|
Use Scenario: Interfacing CPU local bus to distributed I/O modules over extended-length parallel backplane traces. IC Role / Device Role / Timing Role: Bidirectional data transceiver synchronizing read/write cycles between master controller and remote slave cards. Use Value: 8.5ns propagation delay ensures setup/hold timing margin at 20MHz bus clock; ±24mA drive maintains signal integrity over 30cm FR-4 traces. |
Use Scenario: Isolating flight computer memory bus from sensor acquisition subsystem under EMI-heavy cabin environments. IC Role / Device Role / Timing Role: Direction-controlled bus buffer enabling time-sliced memory access while preventing contention during mode transitions. Use Value: -55°C to +125°C rating and 2.0V VIH threshold ensure reliable operation during thermal cycling and voltage sag events. |
| Military Communications Chassis | Test Equipment Digital Pattern Generator |
|
Use Scenario: Reconfigurable data path routing between FPGA-based signal processors and legacy 8-bit peripheral interfaces in C4I systems. IC Role / Device Role / Timing Role: Dual-port transceiver supporting dynamic bus reversal via DIR pin for half-duplex protocol emulation. Use Value: Independent 1OE/2OE enables hot-swap-safe bus partitioning; SOIC-24 package fits legacy 0.1" grid layouts. |
Use Scenario: Generating and capturing synchronized 8-bit digital stimulus patterns during IC functional validation. IC Role / Device Role / Timing Role: Bidirectional test interface translating pattern generator outputs to DUT inputs and returning response data. Use Value: 11.5ns max tPD guarantees sub-100ns round-trip latency; TTL-compatible inputs accept direct connection to logic analyzers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal bidirectional bus transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ACT652N | Dual-in-line (PDIP-24) package; identical AC/DC specs and pinout; no moisture sensitivity rating | Suitable for through-hole prototyping or legacy board rework where SOIC reflow is unavailable | Choose SN74ACT652N only if manual soldering or socket-based testing is required. |
| CD74ACT652M96.A | Same die and SOIC-24 package; active tape-and-reel variant with identical markings (ACT652M) and MSL-1 rating | Drop-in replacement for volume production with automated pick-and-place compatibility | Select CD74ACT652M96.A for new designs requiring guaranteed long-term availability and RoHS-compliant assembly. |
Compared with SN74ACT652N and CD74ACT652M96.A, the CD74ACT652M shares identical electrical behavior but differs in packaging status: it is obsolete with no active tape-and-reel support, whereas CD74ACT652M96.A offers full production continuity and SN74ACT652N provides through-hole flexibility.
Availability
CD74ACT652M is available at Aetrix Electronics and suitable for industrial control backplanes, aerospace data buses, military communications chassis, and test equipment digital pattern generators requiring stable component supply and legacy 74ACT logic compatibility.
Supply support for CD74ACT652M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability components.
The CD74ACT652M belongs to TI's legacy 74ACT advanced CMOS logic family, engineered for military-grade temperature operation and TTL system interoperability in mission-critical hardware.
FAQ
Is CD74ACT652M still in production?
No - CD74ACT652M is marked obsolete by Texas Instruments. However, Aetrix Electronics maintains limited legacy stock with full traceability. For new designs, CD74ACT652M96.A is the recommended active variant with identical functionality and SOIC-24 packaging.
What is the pin compatibility between CD74ACT652M and CD74ACT652M96.A?
CD74ACT652M and CD74ACT652M96.A share identical pinout, electrical specifications, and SOIC-24 (DW) package dimensions. The only differences are packaging format (bulk vs. tape-and-reel) and lifecycle status - making CD74ACT652M96.A a direct drop-in replacement in automated assembly.
Does CD74ACT652M support 3.3V operation?
No - CD74ACT652M is specified only for 4.5V to 5.5V operation. Its TTL-compatible inputs require ≥2.0V VIH and ≤0.8V VIL, which are not guaranteed below 4.5V. For 3.3V systems, consider TI's SN74LVC8T245 or similar LVC-family transceivers.
Can CD74ACT652M replace CD74AC652M in existing designs?
Yes - CD74ACT652M is functionally compatible with CD74AC652M but offers stronger drive (±24mA vs. ±24mA AC, same value) and tighter timing (8.5ns vs. 9.5ns typical tPD). Both share identical pinout and SOIC-24 package, though ACT version improves noise margin and fanout capability.
What does the ".A" suffix in CD74ACT652M96.A signify?
The ".A" suffix denotes a specific tape-and-reel packaging configuration approved by TI for automated manufacturing. It indicates compliance with TI's latest carrier tape specifications (reel diameter 330mm, width 24.4mm, Q1 pin-1 orientation), and carries the same MSL-1 rating and RoHS status as CD74ACT652M96.
CD74ACT652M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ACT
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Transceiver, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 8
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
CD74ACT652M FAQ
1.How can I place an order for CD74ACT652M through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74ACT652M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74ACT652M reliable?
The price and inventory of CD74ACT652M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74ACT652M is usually 5 days.
3.What payment methods are accepted for CD74ACT652M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74ACT652M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74ACT652M?
CD74ACT652M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74ACT652M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74ACT652M?
For technical support, including CD74ACT652M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74ACT652M requirements.
6.How does Aetrix verify that CD74ACT652M is sourced from the original manufacturer or authorized distributors?
All CD74ACT652M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74ACT652M meets industry standards.
7.What is the process for return or replacement of CD74ACT652M?
All CD74ACT652M units undergo pre-shipment inspection (PSI). If there is an issue with CD74ACT652M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74ACT652M part is unused and in its original packaging.
Return procedure for CD74ACT652M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74ACT652M Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

