My Inquiry
My Account
Texas Instruments CD74HC107M
- Part No.:
- CD74HC107M
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HC107M.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:101
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC107M from Texas Instruments is a dual J-K flip-flop with asynchronous reset, negative-edge clock triggering, complementary Q/Q outputs, and SOIC-14 packaging. It operates from 2V to 6V, delivers 60MHz max clock frequency at 5V/15pF, and supports industrial temperature range (–55°C to +125°C). It is used in synchronous logic control, state machines, and clock division circuits.
For engineers reviewing the CD74HC107M datasheet, CD74HC107M pinout, CD74HC107M application, or CD74HC107M equivalent, this page provides verified functional identity, validated SOIC-14 pin mapping, confirmed timing specs (tPLH/tPHL ≤51ns @5V/15pF), and two functionally comparable alternatives with documented parametric differences.
Technical Context
The CD74HC107M implements two independent edge-triggered J-K flip-flops sharing no internal logic; each has dedicated J, K, Clock (CP), Reset (R), Q, and Q̅ terminals. State change occurs only on the high-to-low transition of CP, with asynchronous reset overriding clock action when R = LOW.
It uses silicon-gate CMOS technology for LSTTL-equivalent speed and fanout (10 LSTTL loads) while maintaining CMOS-level quiescent current (ICC ≤80µA over full temperature range). Input hysteresis improves noise immunity, and VIH/VIL thresholds are rail-proportional (VIH = 3.15V min @4.5V VCC).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | High-speed CMOS (HC), not TTL-compatible; requires 2V–6V supply |
| Max Clock Frequency | 60 MHz at VCC = 5V, CL = 15pF - defines maximum synchronous operation rate |
| Propagation Delay | tPLH/tPHL ≤ 51 ns @ VCC = 4.5V, CL = 50pF - determines worst-case timing path delay |
| Operating Temperature | –55°C to +125°C - qualified for extended industrial and aerospace environments |
| Input Hysteresis | Present on clock inputs - enables reliable operation with slow-rising/falling signals up to 1000ns (2V) |
| Fanout Capability | 10 LSTTL loads - supports direct driving of legacy TTL logic without buffers |
| Supply Current (ICC) | ≤80 µA max over full temp range - enables ultra-low-power sequencing in battery-backed systems |
Pinout & Package
CD74HC107M is housed in a 14-pin Small Outline Integrated Circuit (SOIC) package, 3.9mm wide, 8.65mm long, 1.75mm max height, RoHS-compliant, moisture sensitivity level 1 (260°C reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1J | J input for first flip-flop - controls set behavior on next active clock edge |
| 2 | 1Q | True output of first flip-flop - reflects stored state after clocking |
| 3 | 1Q̅ | Complementary output of first flip-flop - enables differential signaling or inverted logic paths |
| 4 | 1K | K input for first flip-flop - controls reset behavior on next active clock edge |
| 5 | 2Q | True output of second flip-flop - independent of first section's operation |
| 6 | 2Q̅ | Complementary output of second flip-flop - supports dual-channel synchronous logic |
| 7 | GND | Ground reference - must be low-impedance return for both flip-flops and I/O |
| 8 | VCC | Positive supply - powers both sections; decoupling capacitor required near pin |
| 9 | 1R | Asynchronous reset for first flip-flop - forces Q=LOW regardless of clock or J/K state |
| 10 | 1CP | Clock input for first flip-flop - triggers state update on falling edge only |
| 11 | 2K | K input for second flip-flop - independent control of second stage reset behavior |
| 12 | 2R | Asynchronous reset for second flip-flop - isolated reset capability per section |
| 13 | 2CP | Clock input for second flip-flop - enables independent clock domains or daisy-chained timing |
| 14 | 2J | J input for second flip-flop - fully independent data path from first section |
Key Features
| Feature | Design Value |
|---|---|
| Negative-edge clock triggering | Ensures deterministic sampling on falling edge only - eliminates metastability risk from rising-edge noise |
| Asynchronous reset per flip-flop | Allows independent initialization of each section without halting the other - critical for multi-stage pipelines |
| Hysteresis on clock inputs | Accepts slow or noisy clock edges (up to 1000ns rise/fall at 2V) without false triggering |
| Complementary Q/Q̅ outputs | Eliminates need for external inverters in toggle or differential applications - saves board space and propagation delay |
| Rail-proportional input thresholds | VIH = 3.15V min / VIL = 1.35V max @4.5V - ensures robust interfacing across voltage scaling points |
Applications
| Industrial PLC Timing Module | Digital Test Equipment Counter |
|---|---|
|
Use Scenario: Precise 2-bit binary counter in programmable logic controller timing sequencer, operating continuously at –40°C to +85°C ambient. IC Role / Device Role / Timing Role: Dual J-K flip-flop providing synchronized divide-by-2 and toggle functions with guaranteed setup/hold times under industrial thermal stress. Use Value: Enables deterministic state transitions at 25MHz clock rate with tSU ≥25ns and tH ≥3ns - meets IEC 61131-2 cycle-time requirements. |
Use Scenario: 4-decade frequency counter front-end, accepting TTL-level input and generating decoded BCD pulses. IC Role / Device Role / Timing Role: Edge-triggered storage element capturing input events with minimal jitter; Q/Q̅ outputs drive downstream decoding logic. Use Value: 51ns max propagation delay and 10 LSTTL fanout allow direct interface to 74LS series without level-shifting or buffering. |
| Avionics Watchdog Timer | Medical Imaging Data Synchronizer |
|
Use Scenario: Dual-stage watchdog circuit monitoring microcontroller heartbeat signals in DO-254-certified avionics hardware. IC Role / Device Role / Timing Role: Asynchronously resettable flip-flop pair implementing cascaded timeout detection with independent reset assertion. Use Value: –55°C to +125°C qualification and <80µA ICC support long-term reliability in sealed, conduction-cooled enclosures. |
Use Scenario: Pixel clock domain crossing in ultrasound beamformer FPGA interface, synchronizing ADC sample strobes to system clock. IC Role / Device Role / Timing Role: Synchronizer stage converting asynchronous sensor pulses into metastability-hardened, clock-aligned signals. Use Value: Hysteresis on CP inputs tolerates >500ns input edge distortion from analog front-end crosstalk - prevents spurious toggling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop with reset applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC112M | Same HC family, but features preset (S) in addition to reset (R); different pinout (1S, 1R, 1CP, 1J, 1K, etc.) | Required where asynchronous set functionality is needed alongside reset - e.g., initialization to known HIGH state | Select CD74HC112M only if dual asynchronous control (set + reset) is mandatory; CD74HC107M offers simpler reset-only control flow. |
| SN74HC107DR | Identical logic function and timing, but manufactured by TI under newer part numbering; same SOIC-14 package and pinout | No functional difference - drop-in replacement with identical electrical specs and thermal performance | SN74HC107DR is actively produced and recommended for new designs; CD74HC107M is obsolete but supported via legacy sourcing. |
Compared with CD74HC107M, CD74HC112M adds preset capability at the cost of pinout incompatibility, while SN74HC107DR provides identical functionality with ongoing production assurance and identical layout compatibility - making it the preferred upgrade path for continuity-critical programs.
Availability
CD74HC107M is available at Aetrix Electronics and suitable for industrial control systems, avionics timing modules, and medical imaging equipment requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD74HC107M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of heritage in high-reliability logic families.
The CD74HC107M belongs to TI's CD74HC high-speed CMOS logic series, designed for industrial and aerospace applications demanding wide temperature operation, low power, and noise-immune digital sequencing.
FAQ
What is the maximum clock frequency supported by the CD74HC107M?
The CD74HC107M supports a maximum clock frequency of 60 MHz when operated at VCC = 5V with a 15pF load and TA = 25°C. At full industrial temperature range (–55°C to +125°C) and VCC = 4.5V, fMAX drops to 19 MHz - design margins must account for worst-case derating across voltage and temperature.
Does the CD74HC107M support asynchronous set functionality?
No, the CD74HC107M provides only asynchronous reset (R) per flip-flop, not set (S). Its truth table confirms that only R = LOW forces Q = LOW unconditionally; there is no dedicated set input. For set/reset capability, consider CD74HC112M instead.
Is the CD74HC107M pin-compatible with the CD74HCT107 series?
No, the CD74HC107M is not pin-compatible with CD74HCT107 variants. Although both share the same SOIC-14 package outline, the HCT version has different input threshold specifications (TTL-compatible VIH/VIL) and distinct AC timing parameters - substitution requires validation of signal integrity and timing closure.
What is the purpose of hysteresis on the clock inputs of the CD74HC107M?
Hysteresis on the CD74HC107M clock inputs increases noise immunity and allows reliable operation with slow-rising or slow-falling clock edges - up to 1000ns at 2V supply. This prevents multiple unintended toggles during marginal transitions, especially in electrically noisy industrial environments.
Can the CD74HC107M drive standard TTL loads directly?
Yes, the CD74HC107M can drive up to 10 LSTTL loads per output, verified across its full operating temperature range. Its VOH ≥3.98V and VOL ≤0.33V at VCC = 4.5V meet LSTTL input thresholds, enabling direct interface without level-shifting circuitry.
CD74HC107M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Function:
- Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 60 MHz
- Max Propagation Delay @ V, Max CL:
- 29ns @ 6V, 50pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 10 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
CD74HC107M FAQ
1.How can I place an order for CD74HC107M through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC107M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC107M reliable?
The price and inventory of CD74HC107M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC107M is usually 5 days.
3.What payment methods are accepted for CD74HC107M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC107M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC107M?
CD74HC107M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC107M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC107M?
For technical support, including CD74HC107M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC107M requirements.
6.How does Aetrix verify that CD74HC107M is sourced from the original manufacturer or authorized distributors?
All CD74HC107M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC107M meets industry standards.
7.What is the process for return or replacement of CD74HC107M?
All CD74HC107M units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC107M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC107M part is unused and in its original packaging.
Return procedure for CD74HC107M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC107M Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
