Texas Instruments CD74HC123EE4
- Part No.:
- CD74HC123EE4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
CD74HC123EE4.pdf
- Description:
- HIGH SPEED CMOS LOGIC DUAL RETRI
- Quantity:
- Payment:

- Shipping:

Inventory:4,206
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC123EE4 from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, Schmitt-trigger inputs on both A and B trigger lines, buffered Q and Q̅ outputs, and external RC timing control (tW = 0.45·RXCX at VCC = 5V). It operates from 2V to 6V, supports -55°C to +125°C industrial/military temperature range, and delivers precise pulse-width generation for timing-critical digital systems.
For engineers reviewing the CD74HC123EE4 datasheet, CD74HC123EE4 pinout, CD74HC123EE4 application, or CD74HC123EE4 equivalent, this device is selected when dual independent one-shots with edge-selectable triggering (A = trailing-edge, B = leading-edge), overriding reset capability, and wide pulse-width adjustability (via external R/C) are required in legacy TTL- or CMOS-compatible logic designs.
Technical Context
The CD74HC123EE4 implements two fully independent monostable circuits, each with separate A (trailing-edge), B (leading-edge), and R (active-low reset) inputs. Triggering is enabled by Schmitt-trigger input thresholds (VIH = 1.5V min @ 2V, 3.15V min @ 4.5V; VIL = 0.5V max @ 2V, 1.35V max @ 4.5V), ensuring noise immunity and consistent edge detection regardless of input slew rate.
Each monostable is retriggerable: a new valid trigger during an active output pulse extends tW, provided the minimum retrigger time (trT = 50 ns typ @ VCC = 5V, RX = 10 kΩ, CX = 0) is met. Pulse termination is immediate upon LOW assertion of R, and unused inputs must be tied HIGH or LOW to prevent floating states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | High-speed CMOS (HC), compatible with LSTTL loads (10 units) and bus drivers (15 units) |
| Supply Voltage Range | 2V to 6V - enables operation across battery-powered, 3.3V, and 5V systems without level shifting |
| Operating Temperature | -55°C to +125°C - qualified for aerospace, defense, and harsh-environment industrial use |
| Output Pulse Width | Adjustable via external RX/CX; tW = 0.45·RXCX @ 5V (e.g., 45 µs with 10 kΩ/10 nF) |
| Propagation Delay | 60 ns max (A/B/R → Q/Q̅, CL = 50 pF, VCC = 4.5V) - supports high-speed timing coordination |
| Input Hysteresis | Schmitt-trigger inputs on A and B - reject noise up to 30% of VCC (NIH/NIL) at 5V |
| Quiescent Current | 8 µA typical (25°C), ≤160 µA max (-55°C to +125°C) - suitable for low-power standby modes |
Pinout & Package
CD74HC123EE4 is supplied in a 16-pin plastic dual in-line package (PDIP-N), 0.300" wide, with standard through-hole mounting footprint and JEDEC MS-001 compliant dimensions (19.18 mm × 6.60 mm × 4.06 mm).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1A | Trailing-edge trigger input for Mono 1 - initiates pulse on falling edge |
| 2 | 1B | Leading-edge trigger input for Mono 1 - initiates pulse on rising edge |
| 3 | 1R | Active-low reset for Mono 1 - forces Q = LOW, Q̅ = HIGH immediately |
| 4 | 1Q̅ | Inverted output of Mono 1 - complements 1Q; buffered for fanout |
| 5 | 1Q | Non-inverted output of Mono 1 - high-impedance when reset asserted |
| 6 | 1CX | Timing capacitor connection for Mono 1 - sets pulse width with 1RX |
| 7 | GND | Ground reference - all voltage levels referenced to this pin |
| 8 | 2RXCX | Shared timing resistor/capacitor node for Mono 2 - connects to external RX and CX |
| 9 | 2Q | Non-inverted output of Mono 2 - independent timing and reset behavior |
| 10 | 2Q̅ | Inverted output of Mono 2 - buffered, complementary to 2Q |
| 11 | 2R | Active-low reset for Mono 2 - asynchronous, overrides current pulse |
| 12 | 2B | Leading-edge trigger input for Mono 2 - rising-edge sensitive |
| 13 | 2A | Trailing-edge trigger input for Mono 2 - falling-edge sensitive |
| 14 | VCC | Positive supply - powers both monostables; decoupling capacitor recommended |
| 15 | 2CX | Timing capacitor connection for Mono 2 - used if separate timing is required |
| 16 | 1RXCX | Shared timing resistor/capacitor node for Mono 1 - connects to external RX and CX |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Enables two synchronized or isolated timing functions in one IC - reduces board space vs. discrete solutions |
| Retriggerable architecture | Allows dynamic extension of output pulse width during active state - essential for variable-delay or gated timing |
| Edge-selectable triggering (A/B) | Supports both rising- and falling-edge event capture per channel - eliminates need for external inverters |
| Overriding active-low reset | Guarantees deterministic pulse termination regardless of trigger state - critical for safety-critical timing |
| Wide VCC range (2–6V) | Permits direct interface with 3.3V microcontrollers and 5V legacy peripherals without voltage translation |
| Schmitt-trigger inputs | Rejects slow-rising or noisy signals - ensures reliable triggering in electrically noisy environments |
Applications
| Pulse Width Modulation Generator | Digital Delay Line |
|---|---|
|
Use Scenario: Generating variable-duty-cycle pulses for LED dimming or motor speed control using microcontroller GPIO and external RC networks. IC Role / Device Role / Timing Role: CD74HC123EE4 acts as a hardware-based PWM generator, where RX/CX sets base period and software-controlled retriggering adjusts effective duty cycle. Use Value: Offloads timing-critical PWM generation from firmware, improves jitter performance (<±2% pulse match between channels), and maintains stable output under CPU load. |
Use Scenario: Introducing precise, adjustable delays between digital control signals in test equipment or data acquisition sequencers. IC Role / Device Role / Timing Role: CD74HC123EE4 serves as a programmable delay element - trigger input starts delay, Q output asserts after tW, reset terminates early if needed. Use Value: Provides sub-100 ns resolution delay (with 10 kΩ/100 pF) and guaranteed monotonicity across temperature, unlike RC+comparator approaches. |
| Glitch Suppression Filter | Event Synchronizer |
|
Use Scenario: Debouncing mechanical switch inputs or cleaning up noisy sensor interrupts before feeding to a microcontroller interrupt line. IC Role / Device Role / Timing Role: CD74HC123EE4 functions as a hardware debouncer - switch closure triggers mono, Q output provides clean, glitch-free signal after tW. Use Value: Eliminates firmware polling or timer-based debounce routines; tW is set externally (e.g., 10 ms) and immune to software latency or reset events. |
Use Scenario: Aligning asynchronous external events (e.g., encoder index pulses) to a system clock domain in motion control systems. IC Role / Device Role / Timing Role: CD74HC123EE4 acts as a synchronizing one-shot - external event triggers mono, Q output is aligned to next system clock edge via controlled timing. Use Value: Prevents metastability in downstream logic by guaranteeing clean, single-cycle-wide strobes with known setup/hold margins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC423E | Lacks retriggerable capability - output pulse cannot be extended by subsequent triggers; fixed one-shot behavior | Used where pulse duration must be strictly bounded and immune to spurious retriggering | Select CD74HC423E only when deterministic, non-retriggerable timing is required; not drop-in compatible with CD74HC123EE4 logic |
| CD74HCT123E | CMOS-input-compatible TTL-level version - VIH = 2.0V min, VIL = 0.8V max; operates only at 4.5–5.5V | Better suited for mixed 5V TTL/CMOS systems requiring direct LSTTL input compatibility | Choose CD74HCT123E when interfacing directly with legacy 5V TTL outputs; requires stricter VCC regulation than CD74HC123EE4 |
Compared with CD74HC423E and CD74HCT123E, the CD74HC123EE4 uniquely combines wide-voltage operation (2–6V), retriggerability, and Schmitt-trigger inputs - making it the only option among the three for robust, flexible timing in variable-supply or noise-prone environments.
Availability
CD74HC123EE4 is available at Aetrix Electronics and suitable for industrial control panels, aerospace avionics interfaces, and military-grade test instrumentation requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD74HC123EE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability components.
The CD74HC123EE4 belongs to TI's legacy HC logic family, designed specifically for robust, low-power, wide-temperature digital timing applications in mission-critical systems where predictability and longevity are paramount.
FAQ
What is the minimum external timing capacitor value supported by the CD74HC123EE4?
The CD74HC123EE4 supports CX = 0 pF as the minimum external timing capacitance. When CX = 0, the output pulse width is determined solely by internal parasitic capacitance and RX, yielding very short pulses (~tens of nanoseconds). For stable, predictable timing, TI recommends using ≥10 pF with appropriate RX to achieve desired tW per the formula tW = 0.45·RXCX. The CD74HC123EE4 datasheet confirms CX = 0 pF is valid and tested.
Can the CD74HC123EE4 operate reliably at 3.3V supply voltage?
Yes, the CD74HC123EE4 is fully specified for operation from 2V to 6V, including 3.3V nominal systems. At VCC = 3.3V, input thresholds remain valid (VIH ≈ 2.1V min, VIL ≈ 1.0V max), propagation delay increases moderately (~100 ns max), and output drive strength remains sufficient for 10 LSTTL loads. All DC and switching parameters in the CD74HC123EE4 datasheet include 3.3V test conditions, confirming full functionality.
How does the reset function behave relative to the trigger inputs on the CD74HC123EE4?
The reset input (R) on the CD74HC123EE4 is asynchronous and overriding: asserting R LOW immediately forces Q = LOW and Q̅ = HIGH, terminating any active output pulse regardless of ongoing trigger activity on A or B. Reset takes priority over all trigger edges and retrigger events. Release of R (transition to HIGH) does not restart the monostable - a new valid edge on A or B is required to initiate the next pulse. This behavior is explicitly defined in the CD74HC123EE4 truth table and functional description.
Is the CD74HC123EE4 pinout identical to other members of the '123 family such as CD74HC123M or CD74HCT123E?
Yes, the CD74HC123EE4 shares identical pinout and pin functions with all 16-pin '123-family variants including CD74HC123M (SOIC), CD74HCT123E (PDIP), and CD74HC423E. This uniformity is confirmed in the TI datasheet's "Pinout" section and ordering table, which lists identical pin assignments across all PDIP, SOIC, SOP, and TSSOP packages. However, electrical characteristics (e.g., VCC range, input thresholds) differ between HC and HCT types, so substitution requires verification of logic-level compatibility.
What is the maximum recommended value for the external timing resistor RX in the CD74HC123EE4 circuit?
The CD74HC123EE4 datasheet does not specify an absolute maximum RX, but practical limits arise from leakage current and noise sensitivity. TI recommends RX ≤ 1 MΩ to maintain timing accuracy and avoid excessive sensitivity to stray capacitance or input leakage. At higher values, pulse width deviation increases due to internal input bias currents (±1 µA max), and noise coupling becomes more likely. For precision applications, RX = 10 kΩ to 100 kΩ with CX = 100 pF to 10 nF is the most stable operating region documented for the CD74HC123EE4.
CD74HC123EE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 26 ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2 V ~ 6 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
CD74HC123EE4 FAQ
1.How can I place an order for CD74HC123EE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC123EE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC123EE4 reliable?
The price and inventory of CD74HC123EE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC123EE4 is usually 5 days.
3.What payment methods are accepted for CD74HC123EE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC123EE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC123EE4?
CD74HC123EE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC123EE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC123EE4?
For technical support, including CD74HC123EE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC123EE4 requirements.
6.How does Aetrix verify that CD74HC123EE4 is sourced from the original manufacturer or authorized distributors?
All CD74HC123EE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC123EE4 meets industry standards.
7.What is the process for return or replacement of CD74HC123EE4?
All CD74HC123EE4 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC123EE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC123EE4 part is unused and in its original packaging.
Return procedure for CD74HC123EE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC123EE4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

