Texas Instruments CD74HC123M
- Part No.:
- CD74HC123M
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HC123M.pdf
- Description:
- IC MULTIVIBRATOR 25NS 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,628
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC123M from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, designed for precise pulse generation and timing control in digital systems. It operates from 2V to 6V, supports edge-triggering on both A (trailing) and B (leading) inputs, features Schmitt-trigger inputs for noise immunity, and delivers buffered Q/Q̅ outputs. Its external RC timing network enables adjustable pulse widths down to ~40 µs (RX = 10 kΩ, CX = 10 nF at VCC = 5 V), making it suitable for debouncing, delay generation, and event synchronization in industrial control logic.
For engineers reviewing the CD74HC123M datasheet, CD74HC123M pinout, CD74HC123M application, or CD74HC123M equivalent, key selection considerations include its -55°C to +125°C operating range, SOIC-16 package thermal performance (θJA = 73°C/W), retriggerable behavior versus non-retriggerable alternatives, and compatibility with HC-level CMOS input thresholds (VIH = 3.15 V min at VCC = 4.5 V).
Technical Context
The CD74HC123M implements two independent monostable circuits, each with separate A/B trigger inputs, reset (R) input, and complementary Q/Q̅ outputs. Triggering is edge-sensitive: A responds to falling edges, B to rising edges - enabling flexible synchronization with asynchronous signals. The output pulse width tW = 0.45 × RX × CX (at VCC = 5 V) is externally programmable via resistor and capacitor values, with minimum RX = 5 kΩ and CX ≥ 0 pF.
Each monostable is retriggerable: a new valid trigger during an active output pulse extends the total duration. The reset input overrides timing and forces Q low (Q̅ high) asynchronously. Schmitt-trigger inputs on A, B, and R provide hysteresis (NIH/NIL = 30% of VCC), ensuring robust operation in noisy environments without requiring clean signal edges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2 V to 6 V - Enables direct interface with 3.3 V and 5 V logic families without level shifters. |
| Operating Temperature | -55°C to +125°C - Qualified for extended industrial and automotive under-hood applications. |
| Output Pulse Width | 40–50 µs typical (RX = 10 kΩ, CX = 10 nF, VCC = 5 V) - Provides stable, repeatable timing for debounce and gating functions. |
| Propagation Delay | 60–90 ns (A/B/R to Q, CL = 50 pF, VCC = 4.5 V) - Ensures fast response in high-speed digital timing chains. |
| Input Hysteresis | 30% of VCC (NIH/NIL) - Rejects noise up to ±1.5 V on 5 V supply, eliminating false triggering from EMI or slow-rising signals. |
| Reset Propagation | 43–65 ns (R to Q/Q̅, CL = 50 pF, VCC = 4.5 V) - Guarantees deterministic termination of output pulses within sub-100 ns. |
| Fanout Capability | 10 LSTTL loads - Drives standard TTL inputs directly without buffer stages in mixed-logic systems. |
Pinout & Package
CD74HC123M is housed in a 16-pin SOIC (Small Outline Integrated Circuit) package (Package Code: D), measuring 10.4 mm × 7.4 mm × 2.0 mm max height, with 1.27 mm lead pitch and gull-wing leads. Thermal resistance θJA = 73°C/W enables reliable operation at full temperature range with moderate PCB copper area.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Monostable A Input (Trailing Edge) | Accepts falling-edge triggers; Schmitt-triggered for noise rejection. |
| 1B, 2B | Monostable B Input (Leading Edge) | Accepts rising-edge triggers; Schmitt-triggered for noise rejection. |
| 1R, 2R | Independent Reset Inputs | Asynchronous active-low reset: forces Q low regardless of timing state. |
| 1Q, 2Q | True Output Terminals | Buffered CMOS outputs capable of sourcing/sinking ±25 mA. |
| 1Q̅, 2Q̅ | Inverted Output Terminals | Complementary buffered outputs, synchronized with Q outputs. |
| 1CX, 2CX | External Timing Capacitor Connections | Connects to external capacitor (CX); sets pulse width with RX. |
| 1RXCX, 2RXCX | External Timing Resistor/Capacitor Junction | Node where external RX connects to CX; defines timing network node. |
| VCC, GND | Power Supply Pins | Single-supply operation; decoupling capacitor (0.1 µF) required near VCC pin. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable Operation | Enables dynamic pulse extension during active output - critical for variable-duration event windows in sensor interfaces. |
| Independent Dual Monostables | Two fully isolated timing circuits share only VCC/GND - eliminates crosstalk and allows concurrent, unrelated timing tasks. |
| Edge-Selective Triggering | A (falling) and B (rising) inputs permit precise alignment to either transition of clock or data signals without external inverters. |
| Schmitt-Trigger Inputs | Provides >1.5 V hysteresis at 5 V supply - ensures clean triggering from slow or noisy mechanical switch closures. |
| Overriding Reset Function | Active-low R input terminates output pulse immediately - essential for fail-safe timeout recovery in safety-critical logic. |
Applications
| Switch Debounce | Timing Delay Generator |
|---|---|
Use Scenario: Mechanical pushbutton or relay contact closure introduces bounce lasting milliseconds, causing multiple unintended logic transitions. IC Role / Device Role: CD74HC123M acts as a hardware-based debounce filter, generating a clean, single-pulse output after contact settles. Use Value: Eliminates need for software polling or RC+Schmitt circuits; guarantees <50 µs jitter-free output stabilization using external RC values. | Use Scenario: A microcontroller requires a fixed, precise delay between command issuance and peripheral activation (e.g., ADC sampling after reference settling). IC Role / Device Role: CD74HC123M provides a deterministic, temperature-stable delay using calibrated RX/CX components. Use Value: Delivers ±2% pulse width match between internal monostables - enables matched delays across dual-channel systems without trimming. |
| Pulse Width Modulation Preconditioning | Event Synchronization Gate |
Use Scenario: An analog PWM signal must be converted to a clean digital enable pulse with defined minimum/maximum duration for power stage control. IC Role / Device Role: CD74HC123M reshapes incoming PWM edges into uniform-width gated pulses using trailing-edge (A) triggering. Use Value: Maintains consistent on-time regardless of input duty cycle variation - prevents shoot-through in half-bridge drivers. | Use Scenario: Asynchronous interrupt signals from multiple sensors must be aligned to a common system clock domain before processing. IC Role / Device Role: CD74HC123M generates synchronized strobe windows triggered by sensor edges, gating clocked latches. Use Value: Schmitt-trigger inputs tolerate slow-rising sensor outputs; retriggerability accommodates burst-mode events without missing pulses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC423M | Non-retriggerable architecture; identical pinout, timing equations, and SOIC-16 package. | Lacks pulse extension capability - suitable only for fixed-duration, single-shot timing where retriggering is undesirable. | Select when deterministic one-shot behavior is required and external logic prevents spurious retriggering. |
| SN74LVC1G123DBVR | Single monostable in SOT-23-6; 1.65–5.5 V supply; propagation delay ~11 ns (faster); no independent reset per channel. | Requires two devices for dual functionality; lacks separate A/B edge select - uses single edge-trigger input with polarity control. | Choose for space-constrained designs needing ultra-fast, low-voltage timing - but verify reset and edge-select requirements match. |
Compared with CD74HC423M, the CD74HC123M adds retriggerability at identical package and voltage specs; versus SN74LVC1G123DBVR, it offers dual channels, true independent resets, and edge-select flexibility - justifying its use in robust industrial timing where predictability and configurability outweigh size savings.
Availability
CD74HC123M is available at Aetrix Electronics and suitable for industrial control panels, automotive body electronics, test equipment timing modules, and aerospace avionics requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HC123M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 90 years of innovation in precision timing, logic, and power management ICs.
The CD74HC123M belongs to TI's legacy HC-series high-speed CMOS logic family, engineered for low-power, wide-voltage-range timing applications in harsh environments where reliability and temperature resilience are critical.
FAQ
What is the minimum external capacitor value supported by the CD74HC123M?
The CD74HC123M supports CX = 0 pF as the theoretical minimum external capacitance. In practice, stray capacitance dominates below ~2 pF, so stable operation typically begins at CX ≥ 10 pF. The device's timing equation tW = 0.45 × RX × CX remains valid down to this limit, and the CD74HC123M datasheet explicitly confirms CX ≥ 0 pF with RX ≥ 5 kΩ for guaranteed functionality.
Can the CD74HC123M operate reliably at 2.5 V supply voltage?
Yes, the CD74HC123M is fully specified for operation from 2 V to 6 V, including 2.5 V. At VCC = 2.5 V, VIH = 1.5 V (min), VIL = 0.5 V (max), and propagation delays increase to ~300 ns (A/B/R to Q, CL = 50 pF). All DC and AC parameters remain guaranteed across this range, making the CD74HC123M suitable for mixed-voltage 2.5 V logic systems.
How does the CD74HC123M handle simultaneous triggers on both A and B inputs?
When both A (falling) and B (rising) inputs receive valid edges simultaneously, the CD74HC123M triggers on whichever edge meets setup/hold timing first - typically governed by tH = 9 ns (min) at VCC = 6 V. The resulting output pulse is identical regardless of which input initiates it; the CD74HC123M does not prioritize one input over the other, and both edges are functionally equivalent trigger sources per monostable channel.
Is the CD74HC123M pin-compatible with the CD74HCT123M?
Yes, the CD74HC123M and CD74HCT123M share identical SOIC-16 pinouts and package dimensions. However, they differ electrically: CD74HC123M operates from 2–6 V with CMOS input thresholds, while CD74HCT123M is 4.5–5.5 V only with TTL-compatible inputs (VIH = 2 V min, VIL = 0.8 V max). Interchangeability requires matching supply and driving logic families - the CD74HC123M is not a drop-in replacement in pure TTL systems.
What is the maximum recommended external resistor value for stable timing with the CD74HC123M?
The CD74HC123M datasheet does not specify a maximum RX, but practical limits arise from leakage current (II ≤ ±1 µA) and noise sensitivity. For reliable operation across -55°C to +125°C, TI recommends RX ≤ 1 MΩ when CX ≥ 100 pF. At higher values, timing accuracy degrades due to input bias current error; the CD74HC123M's internal design assumes RX in the 5 kΩ–100 kΩ range for optimal stability and repeatability.
CD74HC123M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 25 ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2 V ~ 6 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HC123M FAQ
1.How can I place an order for CD74HC123M through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC123M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC123M reliable?
The price and inventory of CD74HC123M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC123M is usually 5 days.
3.What payment methods are accepted for CD74HC123M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC123M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC123M?
CD74HC123M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC123M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC123M?
For technical support, including CD74HC123M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC123M requirements.
6.How does Aetrix verify that CD74HC123M is sourced from the original manufacturer or authorized distributors?
All CD74HC123M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC123M meets industry standards.
7.What is the process for return or replacement of CD74HC123M?
All CD74HC123M units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC123M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC123M part is unused and in its original packaging.
Return procedure for CD74HC123M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC123M Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
