Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Multivibrators

Texas Instruments CD74HC123M96G4

Name: CD74HC123M96G4
Brand: Texas Instruments
SKU: CD74HC123M96G4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD74HC123M96G4

Manufacturer:: Texas Instruments

Category:: Multivibrators

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: CD74HC123M96G4.pdf

Description:: IC MULTIVIBRATOR 25NS 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,304

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD74HC123M96G4 from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, operating from 2V to 6V. It features Schmitt-trigger inputs on both A and B trigger pins, buffered Q and Q̅ outputs, and external RC timing (t_W = 0.45·R_XC_X at V_CC = 5V). Used in pulse shaping, debouncing, and delay generation within industrial control logic and instrumentation systems.

For engineers reviewing the CD74HC123M96G4 datasheet, CD74HC123M96G4 pinout, CD74HC123M96G4 application, or CD74HC123M96G4 equivalent, this page delivers verified timing parameters, SOIC-16 package details, reset-controlled pulse termination, edge-selective triggering (A = trailing, B = leading), and validated alternatives for monostable timing replacement.

Technical Context

The CD74HC123M96G4 implements two independent HC-series monostable circuits, each with separate A (trailing-edge), B (leading-edge), and R (active-low reset) inputs. Timing is set externally via R_X and C_X, enabling output pulse widths from nanoseconds to milliseconds. Retriggering extends the Q output pulse while R = LOW forces immediate termination.

Its Schmitt-trigger inputs provide noise immunity (NIL/NIH = 30% of V_CC at 5V), and propagation delays are balanced (e.g., t_PLH/t_PHL ≤ 90 ns at V_CC = 4.5V, CL = 50 pF). The device supports full industrial temperature range (–55°C to +125°C) and exhibits low quiescent current (ICC ≤ 160 µA).

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	High-speed CMOS (HC), compatible with 2V–6V supply
Operating Temperature	–55°C to +125°C - qualified for harsh industrial/military environments
Output Pulse Width	t_W = 0.45·R_XC_X - programmable over wide range using external RC network
Input Thresholds	Schmitt-trigger on A/B inputs - ensures clean triggering despite slow/noisy edges
Reset Function	Active-low, overriding - terminates Q output pulse immediately regardless of timing state
Propagation Delay	≤90 ns (max, V_CC = 4.5V, CL = 50 pF) - enables precise timing in high-speed logic
Supply Current	ICC ≤ 160 µA (max, –55°C to +125°C) - ultra-low static power vs. LSTTL

Pinout & Package

CD74HC123M96G4 is housed in a 16-pin SOIC (D) package (JEDEC MS-012AC, 3.9 mm body width, 1.75 mm height), RoHS-compliant with NiPdAu lead finish and MSL Level-1 rating.

Pin/Terminal	Circuit Role	Design Meaning
1A, 2A	Trailing-edge trigger input	Monostable triggers on falling edge; internal Schmitt buffer rejects noise
1B, 2B	Leading-edge trigger input	Monostable triggers on rising edge; enables flexible edge selection per channel
1R, 2R	Active-low reset input	Forces Q LOW and Q̅ HIGH immediately - overrides ongoing timing cycle
1Q, 2Q	Inverted output	Complementary to Q; buffered for fanout up to 10 LSTTL loads
1Q̅, 2Q̅	Non-inverted output	Primary timing output; same logic polarity as trigger event
1CX, 2CX	Timing capacitor connection	Connects external C_X; sets pulse width with R_X on pin 15/16
1RXCX, 2RXCX	Timing resistor connection	Connects external R_X; minimum 5 kΩ recommended for stability
V_CC (pin 14)	Positive supply	2V–6V operation; decoupling required near pin for noise immunity
GND (pin 7)	Ground reference	Common return for all signals and timing components

Key Features

Feature	Design Value
Dual independent monostables	Two fully isolated timing channels share only V_CC/GND - eliminates crosstalk in multi-delay designs
Retriggerable architecture	Each new valid trigger edge extends Q output pulse - ideal for variable-width pulse stretching
Overriding active-low reset	Asynchronous R input forces immediate Q = LOW - enables emergency timeout or safety interlock
Edge-selective inputs (A/B)	Separate A (falling) and B (rising) inputs per channel - eliminates need for external inverters
Wide voltage and temp range	2V–6V supply with –55°C to +125°C operation - suitable for battery-powered and under-hood applications

Applications

Switch Debounce Circuit	Pulse Width Modulation (PWM) Edge Detection
Use Scenario: Mechanical switch closure generates multiple contact bounces before settling, causing false logic transitions. IC Role / Device Role / Timing Role: CD74HC123M96G4 acts as a hardware debounce timer - one monostable triggered by switch edge, with R_XC_X set to >20 ms to suppress bounce window. Use Value: Eliminates software polling or FPGA logic overhead; provides deterministic, jitter-free clean digital output.	Use Scenario: Detecting rising/falling edges of PWM signals in motor control feedback loops to synchronize sampling or fault detection. IC Role / Device Role / Timing Role: Each monostable configured with A/B inputs to capture either edge; Q output pulses timed to align with edge events for downstream logic gating. Use Value: Enables precise edge-aligned timing without microcontroller interrupt latency; supports real-time response <100 ns.
Industrial Timer Sequencer	Power-On Reset Staging
Use Scenario: Sequential activation of subsystems (e.g., sensor bias → ADC sampling → comms enable) after system power-up. IC Role / Device Role / Timing Role: Cascaded CD74HC123M96G4 monostables generate staggered enable pulses - Q1 triggers Q2 via B input, with R_XC_X values scaled per stage delay. Use Value: Hardware-based sequencing avoids firmware dependency; immune to code hang or clock failure during boot.	Use Scenario: Ensuring stable power rail conditions before releasing reset to microcontrollers or FPGAs in embedded systems. IC Role / Device Role / Timing Role: CD74HC123M96G4 triggered by power-good signal; Q output holds system reset LOW until V_CC stabilizes and timing window expires. Use Value: Guarantees minimum reset assertion time (e.g., 100 ms) independent of supply ramp rate or brownout transients.

Switch Debounce Circuit

Pulse Width Modulation (PWM) Edge Detection

Use Scenario: Mechanical switch closure generates multiple contact bounces before settling, causing false logic transitions.

IC Role / Device Role / Timing Role: CD74HC123M96G4 acts as a hardware debounce timer - one monostable triggered by switch edge, with R_XC_X set to >20 ms to suppress bounce window.

Use Value: Eliminates software polling or FPGA logic overhead; provides deterministic, jitter-free clean digital output.

Use Scenario: Detecting rising/falling edges of PWM signals in motor control feedback loops to synchronize sampling or fault detection.

IC Role / Device Role / Timing Role: Each monostable configured with A/B inputs to capture either edge; Q output pulses timed to align with edge events for downstream logic gating.

Use Value: Enables precise edge-aligned timing without microcontroller interrupt latency; supports real-time response <100 ns.

Industrial Timer Sequencer

Power-On Reset Staging

Use Scenario: Sequential activation of subsystems (e.g., sensor bias → ADC sampling → comms enable) after system power-up.

IC Role / Device Role / Timing Role: Cascaded CD74HC123M96G4 monostables generate staggered enable pulses - Q1 triggers Q2 via B input, with R_XC_X values scaled per stage delay.

Use Value: Hardware-based sequencing avoids firmware dependency; immune to code hang or clock failure during boot.

Use Scenario: Ensuring stable power rail conditions before releasing reset to microcontrollers or FPGAs in embedded systems.

IC Role / Device Role / Timing Role: CD74HC123M96G4 triggered by power-good signal; Q output holds system reset LOW until V_CC stabilizes and timing window expires.

Use Value: Guarantees minimum reset assertion time (e.g., 100 ms) independent of supply ramp rate or brownout transients.

Equivalent & Alternatives

The following parts are listed as comparable options for similar monostable multivibrator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD74HC423M96G4	Non-retriggerable; no pulse extension on repeated triggers - fixed-width output once triggered	Suitable only for single-shot timing where retriggering must be blocked	Select when deterministic one-shot behavior is required and external logic prevents spurious triggers
SN74LV123ADR	LV-family (1.65V–5.5V); lower drive strength (8 mA vs. 25 mA); faster max speed (t_W down to ~10 ns)	Better suited for low-voltage, high-speed digital systems with tighter timing budgets	Choose for 3.3V-only designs needing sub-25 ns pulse widths and reduced EMI

Compared with CD74HC423M96G4 and SN74LV123ADR, the CD74HC123M96G4 uniquely supports retriggerable pulse extension and overriding reset - critical for adaptive timing in dynamic control systems where input events may recur unpredictably.

Availability

CD74HC123M96G4 is available at Aetrix Electronics and suitable for industrial control panels, aerospace avionics interfaces, and automotive engine management systems requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for CD74HC123M96G4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 90 years of innovation in high-reliability IC design.

The CD74HC123 series belongs to TI's legacy HC logic portfolio, engineered for robust timing functions in mission-critical industrial and defense applications where predictable pulse generation and noise immunity are essential.

FAQ

What is the minimum external resistance value supported by CD74HC123M96G4?

The CD74HC123M96G4 specifies a typical minimum external timing resistor R_X of 5 kΩ. Using lower values may cause timing inaccuracies or instability due to internal node loading effects. For reliable operation across –55°C to +125°C, TI recommends R_X ≥ 10 kΩ with standard 5% tolerance resistors.

Can CD74HC123M96G4 operate at 3.3V supply voltage?

Yes, CD74HC123M96G4 operates across 2V–6V, making it fully compatible with 3.3V systems. At V_CC = 3.3V, input thresholds scale proportionally (VIH ≈ 2.3V, VIL ≈ 1.0V), and output drive remains sufficient for 3.3V LVTTL or CMOS loads. Propagation delays increase slightly versus 5V operation but remain within datasheet limits.

How does the reset function behave during an active output pulse?

The reset input (R) on CD74HC123M96G4 is asynchronous and overriding: asserting R = LOW at any point during the Q output pulse forces Q immediately LOW and Q̅ HIGH, terminating the timing cycle without waiting for t_W to expire. This behavior is confirmed in the truth table and functional description of the CD74HC123M96G4 datasheet.

Is CD74HC123M96G4 pin-compatible with CD74HC123M96?

Yes, CD74HC123M96G4 and CD74HC123M96 share identical SOIC-16 (D) package dimensions, pinout, and electrical specifications. The "G4" suffix denotes a specific lead finish (NiPdAu) and tape-and-reel packaging variant per TI's ordering nomenclature - no functional or mechanical differences exist between them.

What is the maximum recommended external capacitance for stable timing with CD74HC123M96G4?

While the CD74HC123M96G4 datasheet does not specify an absolute maximum C_X, practical stability limits arise from leakage and parasitic effects. TI application notes recommend C_X ≤ 10 µF for reliable operation across temperature. For precision timing (±5% accuracy), use C_X ≥ 100 pF with low-leakage film or C0G ceramic capacitors; avoid electrolytics or high-K ceramics.

CD74HC123M96G4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74HC

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Discontinued at Digi-Key

Logic Type:: Monostable

Independent Circuits:: 2

Schmitt Trigger Input:: No

Propagation Delay:: 25 ns

Current - Output High, Low:: 5.2mA, 5.2mA

Voltage - Supply:: 2 V ~ 6 V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

CD74HC123M96G4 FAQ

1.How can I place an order for CD74HC123M96G4 through Aetrix?

Please submit a Request for Quotation (RFQ) for CD74HC123M96G4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD74HC123M96G4 reliable?

The price and inventory of CD74HC123M96G4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC123M96G4 is usually 5 days.

3.What payment methods are accepted for CD74HC123M96G4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC123M96G4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD74HC123M96G4?

CD74HC123M96G4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD74HC123M96G4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD74HC123M96G4?

For technical support, including CD74HC123M96G4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC123M96G4 requirements.

6.How does Aetrix verify that CD74HC123M96G4 is sourced from the original manufacturer or authorized distributors?

All CD74HC123M96G4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC123M96G4 meets industry standards.

7.What is the process for return or replacement of CD74HC123M96G4?

All CD74HC123M96G4 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC123M96G4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD74HC123M96G4 part is unused and in its original packaging.

Return procedure for CD74HC123M96G4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…