Texas Instruments CD74HC123PWRE4
- Part No.:
- CD74HC123PWRE4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
CD74HC123PWRE4.pdf
- Description:
- IC MULTIVIBRATOR 25NS 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,338
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC123PWRE4 from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, Schmitt-trigger inputs on both A and B trigger lines, buffered Q and Q̅ outputs, and external RC timing control (tW = 0.45·RXCX at VCC = 5V). It operates from 2V to 6V, supports -55°C to +125°C industrial/military temperature range, and delivers precise pulse widths from microseconds to seconds in timing-critical digital systems such as debounce circuits and event synchronization.
For engineers reviewing the CD74HC123PWRE4 datasheet, CD74HC123PWRE4 pinout, CD74HC123PWRE4 application, or CD74HC123PWRE4 equivalent, this page provides verified functional identity, validated TSSOP-16 pin mapping, confirmed retriggerable monostable behavior, exact timing equation and tolerance data, and two industry-validated alternative parts for design flexibility.
Technical Context
The CD74HC123PWRE4 implements two independent monostable multivibrators, each with separate A (trailing-edge), B (leading-edge), and R (active-low reset) inputs. Triggering is edge-sensitive and retriggerable - a new input edge during an active output pulse extends tW, while a LOW on R terminates it immediately. Each mono features Schmitt-trigger inputs for noise immunity and hysteresis of ~1.2V at VCC = 5V.
Timing is set externally via RX (≥5 kΩ min) and CX (0 pF min); pulse width accuracy depends on component tolerances and VCC-dependent K-factor (0.45 typ. at 5V). Propagation delays (e.g., 64 ns max A→Q at VCC = 4.5V, -55°C to +125°C) and pulse-width match (±2% between monos) are specified across full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual retriggerable monostable multivibrator with independent resets and Schmitt-trigger inputs |
| Supply Voltage Range | 2V to 6V - enables direct interface with 3.3V and 5V logic without level shifters |
| Operating Temperature | -55°C to +125°C - qualified for aerospace, automotive under-hood, and industrial control environments |
| Pulse Width Equation | tW = 0.45·RXCX at VCC = 5V - enables predictable timing from µs to seconds using standard RC values |
| Input Hysteresis | ~1.2V at VCC = 5V - rejects noise on slow-rising/falling trigger signals (e.g., mechanical switch bounce) |
| Max Output Drive | ±25 mA per output - sufficient to directly drive LEDs, small relays, or TTL loads without buffers |
| Propagation Delay | 64 ns max (A/B/R → Q, VCC = 4.5V, -55°C to +125°C) - ensures deterministic timing in high-speed digital state machines |
Pinout & Package
CD74HC123PWRE4 is housed in a 16-pin TSSOP package (PW), 4.4 mm × 5.0 mm footprint, 1.2 mm max height, with 0.65 mm pitch and exposed pad not electrically connected. Pin 1 marked by index area; pinout follows JEDEC MO-153 standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Trailing-edge trigger input | Active HIGH-to-LOW transition initiates or extends output pulse; Schmitt-triggered for noise rejection |
| 1B, 2B | Leading-edge trigger input | Active LOW-to-HIGH transition initiates or extends output pulse; Schmitt-triggered |
| 1R, 2R | Active-low reset input | Asynchronous termination of output pulse; overrides ongoing timing regardless of trigger state |
| 1Q, 2Q | True output | Active-HIGH monostable output; buffered for fanout and load driving |
| 1Q̅, 2Q̅ | Inverted output | Complementary to Q; enables differential signaling or dual-signal logic paths |
| 1CX, 2CX | Timing capacitor connection | Connects external capacitor (CX) to ground; sets pulse width with RX |
| 1RXCX, 2RXCX | Timing resistor connection | Connects external resistor (RX) between VCC and CX; completes RC timing network |
| VCC | Positive supply | 2V–6V operation; powers both monostables and internal logic |
| GND | Ground reference | Common return path for all signals and timing components |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable operation | Enables dynamic pulse extension during active output - critical for variable-duration event capture (e.g., keypress hold detection) |
| Independent dual monostables | Allows simultaneous, non-interfering timing functions (e.g., one for signal delay, another for watchdog timeout) in single IC |
| Overriding active-low reset | Guarantees immediate pulse termination on system fault or emergency stop - no reliance on timing completion |
| Schmitt-trigger inputs on A/B | Eliminates need for external RC filters or debouncing hardware when interfacing with noisy or slow-switching sources |
| Wide VCC range (2V–6V) | Supports mixed-voltage designs and battery-powered systems without voltage translation circuitry |
| High noise immunity (NIL/NIH = 30% of VCC) | Ensures reliable triggering in electrically noisy environments like motor drives or power supplies |
Applications
| Switch Debounce Circuit | Event Synchronization Unit |
|---|---|
|
Use Scenario: Mechanical pushbutton or rotary encoder interfacing with microcontroller GPIO, where contact bounce causes multiple false interrupts. IC Role / Device Role / Timing Role: Monostable multivibrator acting as hardware-level debounce filter; one-shot output masks bounce window (e.g., 20 ms). Use Value: Eliminates software polling or interrupt masking delays; guarantees clean, single-edge transitions to MCU, reducing firmware complexity and CPU load. |
Use Scenario: Aligning asynchronous sensor pulses (e.g., optical encoder zero-crossing) to a system clock domain before processing. IC Role / Device Role / Timing Role: Pulse stretcher and edge aligner; converts narrow, jittery input edges into stable, fixed-width synchronous pulses. Use Value: Prevents metastability in downstream flip-flops; enables reliable sampling and counting in real-time motion control systems. |
| Watchdog Timer Extension | Serial Data Framing Generator |
|
Use Scenario: Extending the timeout window of a microcontroller watchdog circuit when valid activity is detected mid-cycle. IC Role / Device Role / Timing Role: Retriggerable one-shot that resets its output pulse on each valid "alive" signal (e.g., UART byte received). Use Value: Provides hardware-based, glitch-immune watchdog extension - more robust than software-only solutions vulnerable to lockup or ISR failure. |
Use Scenario: Generating precise start-of-frame (SOF) and end-of-frame (EOF) markers for custom serial protocols with variable payload length. IC Role / Device Role / Timing Role: Dual mono configured as frame delimiter generator: one triggers on header detection, second on trailer detection. Use Value: Offloads framing logic from host processor; ensures deterministic inter-frame spacing and eliminates protocol timing drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual retriggerable monostable applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC123M96 | Same logic function and timing equation, but in SOIC-16 package (7.5 mm × 10.3 mm vs. TSSOP's 4.4 mm × 5.0 mm); θJA = 73°C/W vs. 108°C/W | Preferred for prototyping or lower-density PCBs where thermal margin > size is prioritized; not drop-in compatible due to footprint mismatch | Select CD74HC123M96 only if board layout allows SOIC footprint and thermal derating is acceptable. |
| SN74LV123AIPWR | LV-family part: 2V–5.5V supply, lower propagation delay (4.5 ns typ. A→Q), but no Schmitt-trigger inputs and narrower temp range (-40°C to +85°C) | Suitable for high-speed consumer-grade timing where input noise is low and ambient temperature is controlled; lacks industrial-grade hysteresis and extended temp support | Choose SN74LV123AIPWR only when speed > noise immunity and temperature range; verify input signal slew rate compliance. |
Compared with CD74HC123M96, CD74HC123PWRE4 offers 30% smaller PCB area and better high-temp performance but requires tighter thermal management; versus SN74LV123AIPWR, it trades 10× higher noise immunity and military-grade temperature range for modest speed reduction - making CD74HC123PWRE4 optimal for ruggedized embedded timing.
Availability
CD74HC123PWRE4 is available at Aetrix Electronics and suitable for industrial control panels, aerospace avionics interfaces, and automotive body electronics requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HC123PWRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability components.
The CD74HC123PWRE4 belongs to TI's legacy HC logic family, designed specifically for robust, low-power, wide-temperature digital timing applications where precision, noise immunity, and field reliability are critical.
FAQ
What is the minimum external resistor value supported by CD74HC123PWRE4?
The CD74HC123PWRE4 specifies a typical minimum external timing resistor RX of 5 kΩ. Using values below this may cause timing inaccuracies or unstable output due to internal leakage and comparator threshold limitations. For designs requiring shorter pulses, reduce CX instead - down to 0 pF - while maintaining RX ≥ 5 kΩ to ensure CD74HC123PWRE4 reliability across -55°C to +125°C.
Can CD74HC123PWRE4 be used with a 3.3V supply?
Yes, CD74HC123PWRE4 is fully specified for 2V to 6V operation, including 3.3V. At VCC = 3.3V, input thresholds scale proportionally (VIH ≈ 2.3V, VIL ≈ 1.0V), and output drive remains compliant with LVTTL and 3.3V CMOS logic families. The 0.45·RXCX timing equation holds, though the K-factor decreases slightly - consult TI's "K Factor vs. VCC" curve in the CD74HC123PWRE4 datasheet Figure 5 for precise calibration.
Does CD74HC123PWRE4 require pull-up or pull-down resistors on unused inputs?
Yes. Per the CD74HC123PWRE4 datasheet, all unused inputs - including A, B, and R on either mono - must be terminated to a defined logic level (VCC or GND) to prevent floating nodes, unintended triggering, or excessive ICC current. Leaving them open risks erratic behavior, especially at temperature extremes. Use 10 kΩ pull-up for R (to keep mono disabled) or pull-down for A/B (to disable triggering), depending on desired default state.
How does the reset function interact with retriggering in CD74HC123PWRE4?
In CD74HC123PWRE4, the active-low reset (R) input has absolute priority: asserting R LOW terminates the output pulse immediately, regardless of whether the mono is idle, triggered, or actively retriggered. This override behavior is asynchronous and does not depend on clock edges or timing conditions. Once R returns HIGH, the mono resumes normal operation - if a trigger occurred during reset, it will initiate a new pulse; otherwise, it waits for next valid edge.
Is CD74HC123PWRE4 RoHS-compliant and lead-free?
Yes, CD74HC123PWRE4 is RoHS-compliant and lead-free. Its package uses NiPdAu (NIPDAU) lead finish with Sn (tin) over NiPdAu plating, meeting JEDEC J-STD-609 Category 1 requirements. The device carries "G4" suffix in some variants indicating green packaging, and TI's official packaging addendum confirms RoHS status for CD74HC123PWRE4 with MSL Level-1 rating and peak reflow tolerance up to 260°C.
CD74HC123PWRE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 25 ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2 V ~ 6 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
CD74HC123PWRE4 FAQ
1.How can I place an order for CD74HC123PWRE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC123PWRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC123PWRE4 reliable?
The price and inventory of CD74HC123PWRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC123PWRE4 is usually 5 days.
3.What payment methods are accepted for CD74HC123PWRE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC123PWRE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC123PWRE4?
CD74HC123PWRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC123PWRE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC123PWRE4?
For technical support, including CD74HC123PWRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC123PWRE4 requirements.
6.How does Aetrix verify that CD74HC123PWRE4 is sourced from the original manufacturer or authorized distributors?
All CD74HC123PWRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC123PWRE4 meets industry standards.
7.What is the process for return or replacement of CD74HC123PWRE4?
All CD74HC123PWRE4 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC123PWRE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC123PWRE4 part is unused and in its original packaging.
Return procedure for CD74HC123PWRE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC123PWRE4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
