Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Multivibrators

Texas Instruments CD74HC123PWRG4

Name: CD74HC123PWRG4
Brand: Texas Instruments
SKU: CD74HC123PWRG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD74HC123PWRG4

Manufacturer:: Texas Instruments

Category:: Multivibrators

Package:: 16-TSSOP (0.173", 4.40mm Width)

Datasheet:: CD74HC123PWRG4.pdf

Description:: IC MULTIVIBRATOR 25NS 16TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,777

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD74HC123PWRG4 from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, Schmitt-trigger inputs on both A and B trigger lines, buffered Q and Q̅ outputs, and external RC timing control (t_W = 0.45·R_XC_X). It operates from 2V to 6V, supports -55°C to +125°C industrial/military temperature range, and delivers precise pulse widths for timing, debouncing, and delay generation in digital control systems.

For engineers reviewing the CD74HC123PWRG4 datasheet, CD74HC123PWRG4 pinout, CD74HC123PWRG4 application, or CD74HC123PWRG4 equivalent, this device is selected for edge-triggered one-shot functions requiring retriggerability, reset override, wide supply tolerance, high noise immunity (NIL/NIH = 30% at V_CC = 5V), and dual independent timing channels in space-constrained TSSOP-16 layouts.

Technical Context

The CD74HC123PWRG4 implements two identical, fully independent monostable circuits-each with separate A (trailing-edge), B (leading-edge), and R (active-low reset) inputs. Triggering can occur on either input edge, and output pulse width is externally set via R_X and C_X, enabling programmable delays from nanoseconds to milliseconds. Retriggering extends the output pulse without restarting the timer.

Each monostable features Schmitt-trigger inputs for noise rejection, buffered complementary Q/Q̅ outputs capable of driving 10 LSTTL loads, and a reset path that terminates the output pulse immediately upon assertion. The HC logic family ensures CMOS-level power efficiency and compatibility across 2V–6V supplies while maintaining balanced propagation delay (e.g., 64 ns max t_PLH/t_PHL at V_CC = 4.5V, CL = 50 pF).

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	High-speed CMOS (HC), not TTL-compatible; operates from 2V to 6V with rail-to-rail input thresholds.
Timing Control	External R_X/C_X network sets pulse width: t_W = 0.45·R_XC_X (typ. 45 µs at R_X = 10 kΩ, C_X = 10 nF, V_CC = 5V).
Input Structure	Schmitt-trigger A and B inputs provide hysteresis (≈1.0 V at V_CC = 5V), enabling reliable triggering on slow or noisy signals.
Reset Function	Active-low asynchronous reset (R) forces Q low and Q̅ high immediately, overriding ongoing output pulses.
Output Drive	Buffered Q/Q̅ outputs sink/source ±25 mA, support 10 LSTTL loads, and exhibit matched transition times (t_THL/t_TLH ≤ 19 ns at V_CC = 4.5V).
Temperature Range	Full military-grade operating range: -55°C to +125°C, validated per absolute maximum ratings and DC specs.
Propagation Delay	t_PLH/t_PHL ≤ 64 ns (max) from A/B/R to Q/Q̅ at V_CC = 4.5V, CL = 50 pF - enables sub-100 ns timing precision.

Pinout & Package

TSSOP-16 package (PW), 4.4 mm × 3.6 mm footprint, 1.2 mm max height, 0.65 mm lead pitch, RoHS-compliant NIPDAU finish, MSL Level-1.

Pin/Terminal	Circuit Role	Design Meaning
1A, 2A	Trailing-edge trigger input	Accepts negative-going transitions; internal Schmitt trigger rejects noise and ensures clean edge detection.
1B, 2B	Leading-edge trigger input	Accepts positive-going transitions; enables flexible edge selection per monostable channel.
1R, 2R	Active-low asynchronous reset	Forces Q low and Q̅ high immediately; overrides active output pulses regardless of timing state.
1Q, 2Q	Inverted output	Complementary buffered output; drives loads directly without external inversion.
1Q̅, 2Q̅	Non-inverted output	True-state buffered output; provides logic-high pulse when triggered.
1CX, 2CX	Timing capacitor connection	Connects external capacitor (C_X ≥ 0 pF) to set pulse width; node tied to internal discharge path.
1RXCX, 2RXCX	Timing resistor connection	Connects external resistor (R_X ≥ 5 kΩ) to define timing constant with C_X.
V_CC	Positive supply	2V–6V operation; powers both monostables and internal logic; decoupling required near pin.
GND	Ground reference	Common return for all inputs, outputs, and timing networks; must be low-impedance.

Key Features

Feature	Design Value
Retriggerable operation	Allows extending output pulse width by applying new trigger before timeout - eliminates need for external retrigger logic.
Dual independent monostables	Two fully isolated timing channels share only V_CC and GND; enables synchronized or independent delay generation in one IC.
Edge-selectable triggering	A input triggers on falling edge; B input triggers on rising edge - supports both signal polarities without external inverters.
Overriding reset	Asynchronous active-low R input forces immediate Q low / Q̅ high - critical for emergency shutdown or pulse termination.
Wide supply voltage range	2V–6V operation enables direct interface with 3.3V microcontrollers, 5V legacy logic, and battery-powered systems down to 2V.
High noise immunity	NIL and NIH = 30% of V_CC at 5V ensures robust operation in electrically noisy industrial environments.

Applications

Industrial Motor Control	Automotive Body Electronics
Use Scenario: Debounce mechanical relay contacts and switch inputs in PLC I/O modules. IC Role / Device Role / Timing Role: Dual monostable acts as hardware-based contact bounce filter - each channel cleans one switch input with adjustable 10–100 ms pulse width. Use Value: Eliminates firmware polling or software debounce delays; guarantees clean, glitch-free digital signals to MCU GPIOs under EMI-heavy factory conditions.	Use Scenario: Generate timed window enable pulses for door lock actuator drivers. IC Role / Device Role / Timing Role: One-shot generates precise 500-ms activation window after valid key-fob command detection. Use Value: Prevents overdrive damage to solenoids by limiting ON-time; reset input allows immediate cutoff if fault condition occurs mid-pulse.
Test Equipment Timing	Medical Instrumentation
Use Scenario: Create calibrated delay intervals between stimulus and measurement sampling in automated test fixtures. IC Role / Device Role / Timing Role: External R_X/C_X sets repeatable 1–10 µs delays for signal path synchronization. Use Value: Achieves sub-100 ns timing accuracy across -55°C to +125°C without calibration drift - superior to RC networks alone.	Use Scenario: Implement safety-critical timeout supervision for infusion pump motor enable signals. IC Role / Device Role / Timing Role: Monostable asserts motor enable only while valid watchdog strobe is received; missing strobe resets output. Use Value: Provides hardware-enforced fail-safe behavior - motor disables within 100 ms of communication loss, meeting IEC 62304 Class C requirements.

Industrial Motor Control

Automotive Body Electronics

Use Scenario: Debounce mechanical relay contacts and switch inputs in PLC I/O modules.

IC Role / Device Role / Timing Role: Dual monostable acts as hardware-based contact bounce filter - each channel cleans one switch input with adjustable 10–100 ms pulse width.

Use Value: Eliminates firmware polling or software debounce delays; guarantees clean, glitch-free digital signals to MCU GPIOs under EMI-heavy factory conditions.

Use Scenario: Generate timed window enable pulses for door lock actuator drivers.

IC Role / Device Role / Timing Role: One-shot generates precise 500-ms activation window after valid key-fob command detection.

Use Value: Prevents overdrive damage to solenoids by limiting ON-time; reset input allows immediate cutoff if fault condition occurs mid-pulse.

Test Equipment Timing

Medical Instrumentation

Use Scenario: Create calibrated delay intervals between stimulus and measurement sampling in automated test fixtures.

IC Role / Device Role / Timing Role: External R_X/C_X sets repeatable 1–10 µs delays for signal path synchronization.

Use Value: Achieves sub-100 ns timing accuracy across -55°C to +125°C without calibration drift - superior to RC networks alone.

Use Scenario: Implement safety-critical timeout supervision for infusion pump motor enable signals.

IC Role / Device Role / Timing Role: Monostable asserts motor enable only while valid watchdog strobe is received; missing strobe resets output.

Use Value: Provides hardware-enforced fail-safe behavior - motor disables within 100 ms of communication loss, meeting IEC 62304 Class C requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual monostable multivibrator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD74HC423M96	Non-retriggerable architecture; lacks retrigger capability on A/B inputs.	Used where fixed-duration pulses are required without extension - e.g., simple one-shot timers, not adaptive delay generators.	Select CD74HC423M96 only if retriggering is unnecessary; CD74HC123PWRG4 is mandatory for pulse extension functionality.
SN74LVC1G123DCKR	Single-channel, SC70-6 package; lower drive (±24 mA), 1.65V–5.5V supply; no separate A/B edge select - uses single trigger input with configurable edge.	Suitable for space-constrained, low-pin-count designs needing only one monostable; lacks dual independent channels and Schmitt inputs.	Choose SN74LVC1G123DCKR for ultra-small footprints and single-channel needs; CD74HC123PWRG4 remains optimal for dual-channel, edge-flexible, high-noise immunity designs.

Compared with CD74HC423M96 and SN74LVC1G123DCKR, the CD74HC123PWRG4 uniquely combines dual retriggerable channels, independent leading/trailing-edge inputs, Schmitt-trigger noise immunity, and full -55°C to +125°C operation - making it irreplaceable for robust, adaptive timing in mission-critical embedded systems.

Availability

CD74HC123PWRG4 is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, test equipment timing, and medical instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for CD74HC123PWRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of heritage in high-reliability logic and timing solutions.

The CD74HC123PWRG4 belongs to TI's legacy HC logic family - engineered for industrial, aerospace, and defense applications demanding wide temperature operation, low power, and deterministic timing behavior without microcontroller dependency.

FAQ

What is the minimum external timing resistor value supported by the CD74HC123PWRG4?

The CD74HC123PWRG4 specifies a typical minimum external timing resistor (R_X) of 5 kΩ. Using values below this may cause timing inaccuracies or failure to trigger reliably due to internal current-source limitations and leakage effects. Always verify stability with actual R_X/C_X combinations across temperature and voltage extremes in your CD74HC123PWRG4 design.

Can the CD74HC123PWRG4 operate at 3.3V supply voltage?

Yes, the CD74HC123PWRG4 is fully specified for 2V to 6V operation, including 3.3V. At V_CC = 3.3V, input thresholds scale accordingly (VIH ≈ 2.31 V, VIL ≈ 0.99 V), and propagation delays increase modestly (e.g., t_PLH ≤ 100 ns). All DC and switching parameters remain guaranteed - confirming reliable use in mixed-voltage 3.3V systems alongside the CD74HC123PWRG4.

Does the CD74HC123PWRG4 support both rising- and falling-edge triggering on the same input pin?

No - the CD74HC123PWRG4 assigns fixed edge sensitivity per input: 1A/2A are trailing-edge (falling) sensitive, and 1B/2B are leading-edge (rising) sensitive. This separation eliminates ambiguity and enables simultaneous edge detection on two signal phases without external logic. To trigger on both edges of one signal, external XOR or edge-detection circuitry is required - the CD74HC123PWRG4 itself does not auto-detect edge direction per pin.

How does the reset function interact with an active output pulse in the CD74HC123PWRG4?

The reset input (1R/2R) in the CD74HC123PWRG4 is asynchronous and overriding: asserting R low immediately forces Q low and Q̅ high, terminating the output pulse regardless of its remaining duration or retrigger status. This behavior is guaranteed across all operating conditions and is independent of clock or timing network states - a core safety feature confirmed in the CD74HC123PWRG4 truth table and functional description.

Is the CD74HC123PWRG4 pin-compatible with the CD74HCT123 series?

Yes - the CD74HC123PWRG4 shares identical TSSOP-16 pinout, terminal assignments, and package dimensions with CD74HCT123 variants (e.g., CD74HCT123PWR). However, HCT versions require 4.5V–5.5V supply and offer TTL-input compatibility (VIL ≤ 0.8 V), whereas the CD74HC123PWRG4 supports 2V–6V and CMOS input thresholds. Electrical substitution is possible only if supply and interface logic families match.

CD74HC123PWRG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74HC

Package/Case:: 16-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Discontinued at Digi-Key

Logic Type:: Monostable

Independent Circuits:: 2

Schmitt Trigger Input:: No

Propagation Delay:: 25 ns

Current - Output High, Low:: 5.2mA, 5.2mA

Voltage - Supply:: 2 V ~ 6 V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-TSSOP

CD74HC123PWRG4 FAQ

1.How can I place an order for CD74HC123PWRG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for CD74HC123PWRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD74HC123PWRG4 reliable?

The price and inventory of CD74HC123PWRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC123PWRG4 is usually 5 days.

3.What payment methods are accepted for CD74HC123PWRG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC123PWRG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD74HC123PWRG4?

CD74HC123PWRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD74HC123PWRG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD74HC123PWRG4?

For technical support, including CD74HC123PWRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC123PWRG4 requirements.

6.How does Aetrix verify that CD74HC123PWRG4 is sourced from the original manufacturer or authorized distributors?

All CD74HC123PWRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC123PWRG4 meets industry standards.

7.What is the process for return or replacement of CD74HC123PWRG4?

All CD74HC123PWRG4 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC123PWRG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD74HC123PWRG4 part is unused and in its original packaging.

Return procedure for CD74HC123PWRG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…