Texas Instruments CD74HC125QM96G4Q1
- Part No.:
- CD74HC125QM96G4Q1
- Manufacturer:
- Texas Instruments
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HC125QM96G4Q1.pdf
- Description:
- IC BUFFER NON-INVERT 6V 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,714
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC125QM96G4Q1 from Texas Instruments is an automotive-grade quadruple non-inverting buffer with 3-state outputs, performing Y = A logic per channel. It operates from 2 V to 6 V, supports –40°C to +125°C ambient temperature, delivers ≤26 ns propagation delay at 6 V, and features active-low output enables for bus isolation in digital systems.
For engineers reviewing the CD74HC125QM96G4Q1 datasheet, CD74HC125QM96G4Q1 pinout, CD74HC125QM96G4Q1 application, or CD74HC125QM96G4Q1 equivalent, key selection criteria include AEC-Q100 Grade 1 qualification, SOIC-14 package compatibility, 3-state output drive capability (±7.8 mA), input transition rate support down to 400 ns/V at 6 V, and thermal resistance of 133.6 °C/W (RθJA).
Technical Context
This device implements four independent CMOS buffer gates, each with a dedicated active-low 3-state output enable (OE) controlling high-impedance state entry. All inputs are standard CMOS with clamp diodes and ≤10 pF input capacitance, enabling direct interfacing with microcontrollers and FPGAs without level-shifting.
The balanced 3-state outputs provide symmetrical sourcing/sinking capability up to ±7.8 mA at 6 V, while maintaining low off-state leakage (±10 µA) and supporting capacitive loads ≤70 pF. Propagation delay (17–100 ns) and enable/disable timing (21–190 ns) are tightly specified across the full automotive temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2 V to 6 V - Enables interoperability with 3.3 V and 5 V logic families without voltage translation. |
| Operating Temperature | –40°C to +125°C - Qualified per AEC-Q100 Grade 1 for under-hood and powertrain applications. |
| Propagation Delay | 17 ns max at 6 V, 50 pF load - Ensures deterministic timing in high-speed data routing and bus control paths. |
| Output Drive | ±7.8 mA at 6 V - Sustains robust signal integrity driving multiple LSTTL loads or moderate PCB traces. |
| Input Capacitance | 10 pF - Minimizes loading on upstream drivers and preserves edge fidelity in clock/data distribution. |
| Off-State Leakage | ±10 µA max - Prevents unintended biasing of downstream high-impedance nodes during 3-state operation. |
| ESD Rating | HBM ±2000 V, CDM ±1000 V - Meets automotive ESD immunity requirements per AEC-Q100-002/011. |
Pinout & Package
CD74HC125QM96G4Q1 uses a 14-pin SOIC (D) package measuring 8.70 mm × 3.90 mm with 1.27 mm lead pitch and 1.75 mm max height. The package is RoHS-compliant, moisture-sensitivity Level-1 rated, and optimized for automated surface-mount assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE, 3OE, 4OE | Active-low output enable (4 channels) | Asserting low enables corresponding buffer output; high forces high-impedance state for bus contention avoidance. |
| 1A, 2A, 3A, 4A | Buffer input (4 channels) | CMOS-compatible logic inputs accepting 0–VCC swing; require termination if unused to prevent floating states. |
| 1Y, 2Y, 3Y, 4Y | Buffer output (4 channels) | 3-state outputs capable of sourcing/sinking up to ±7.8 mA; must not be tied directly to VCC or GND. |
| VCC | Positive supply | Primary power rail (2–6 V); requires local 0.1 µF bypass capacitor placed adjacent to pin for noise suppression. |
| GND | Ground reference | Return path for all I/O and supply currents; shared ground plane improves signal integrity and thermal dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for automotive use from –40°C to +125°C ambient, including lifetime reliability testing and stress screening. |
| Balanced 3-state outputs | Symmetrical ±7.8 mA drive ensures consistent rise/fall times and reduces ground bounce in multi-channel switching. |
| Input clamp diodes | Integrated positive/negative clamps protect against transient overvoltage events common in automotive environments. |
| Wide supply range | 2 V to 6 V operation allows seamless integration into mixed-voltage systems without external regulators. |
| Low power consumption | Typical ICC of 8 µA at 6 V enables battery-sensitive applications such as body control modules and sensor interfaces. |
Applications
| Automotive Body Control Unit (BCU) | Industrial PLC I/O Expansion |
|---|---|
Use Scenario: Isolating CAN transceiver TX/RX lines from microcontroller GPIO during sleep mode to reduce system standby current. IC Role / Device Role / Timing Role: Buffer gate with 3-state output acts as bidirectional signal gate controlled by MCU wake-up interrupt signal. Use Value: Enables zero-current path between MCU and transceiver when disabled, meeting ISO 16750-2 quiescent current requirements. | Use Scenario: Driving multiple optocoupler inputs from a single FPGA I/O bank in modular I/O rack design. IC Role / Device Role / Timing Role: Non-inverting buffer provides fanout and level translation between 3.3 V FPGA and 5 V optocoupler LED anodes. Use Value: Eliminates need for discrete transistor arrays; 4-channel integration reduces board space and BOM count by 75% vs. single-gate solutions. |
| Automotive Infotainment Display Interface | Medical Diagnostic Equipment Data Bus |
Use Scenario: Enabling/disabling LVDS serializer control signals based on display power state transitions. IC Role / Device Role / Timing Role: Output-enable-controlled buffer isolates timing-critical control lines during panel power-up sequencing. Use Value: Prevents spurious commands during power ramp; 21 ns enable time ensures clean handoff between display controller and serializer. | Use Scenario: Multiplexing sensor ADC data streams onto shared SPI bus in portable ultrasound probe head. IC Role / Device Role / Timing Role: Channel-selectable 3-state buffer routes analog front-end outputs to central processor without bus contention. Use Value: Supports simultaneous sampling across 4 sensor channels via time-multiplexed bus arbitration, reducing interconnect complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer-with-3-state-output applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC125AQPWRQ1 | Lower VCC range (1.65–5.5 V); faster tpd (5.5 ns typ at 3.3 V); higher IOH/IOL (±24 mA) | Better suited for 3.3 V-only systems requiring higher drive strength and lower propagation delay | Select when operating exclusively at 3.3 V and needing improved speed/power trade-off |
| MC74VHC125DT | Wider VCC (2–5.5 V); identical pinout; slightly higher RθJA (140 °C/W); no AEC-Q100 certification | Lacks automotive qualification; suitable for industrial/commercial designs where qualification is not mandated | Choose for cost-sensitive non-automotive applications requiring same functionality and footprint |
Compared with SN74LVC125AQPWRQ1 and MC74VHC125DT, CD74HC125QM96G4Q1 uniquely combines AEC-Q100 Grade 1 qualification, 6 V maximum supply tolerance, and SOIC-14 packaging-making it the only option qualified for 5 V automotive subsystems requiring extended voltage margin and proven reliability.
Availability
CD74HC125QM96G4Q1 is available at Aetrix Electronics and suitable for automotive body control units, industrial programmable logic controllers, infotainment display interfaces, and medical diagnostic equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HC125QM96G4Q1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for automotive, industrial, personal electronics, and communications markets.
CD74HC125QM96G4Q1 belongs to TI's automotive-qualified HC logic family, designed specifically for robust signal buffering and bus isolation in harsh-environment electronic control units where reliability, temperature resilience, and qualification compliance are mandatory.
FAQ
What is the maximum capacitive load supported by CD74HC125QM96G4Q1?
The CD74HC125QM96G4Q1 is characterized for loads ≤50 pF to meet all datasheet specifications, and operation with loads up to 70 pF is permitted with potential timing degradation. Exceeding 70 pF risks violating propagation delay and transition-time limits; for heavier loads, a series current-limiting resistor must be added per TI application guidance. This constraint applies directly to the CD74HC125QM96G4Q1 in its SOIC-14 package configuration.
Does CD74HC125QM96G4Q1 support 3.3 V logic levels?
Yes, CD74HC125QM96G4Q1 fully supports 3.3 V operation: its recommended VCC range (2 V to 6 V) includes 3.3 V, and input thresholds (VIL ≤1.35 V, VVIH ≥3.15 V at 4.5 V VCC) scale linearly to ensure reliable recognition of 3.3 V logic levels. The CD74HC125QM96G4Q1 maintains specified tpd, drive strength, and leakage performance at 3.3 V, making it interoperable with modern microcontrollers and FPGAs.
How should unused inputs on CD74HC125QM96G4Q1 be handled?
Unused inputs on CD74HC125QM96G4Q1 must be terminated to either VCC or GND to prevent floating states that cause excessive current draw and logic instability. TI recommends direct connection (not pull-up/down resistors) for permanently unused inputs; a 10 kΩ resistor may be used if dynamic control is needed. This requirement applies uniformly across all four channels of the CD74HC125QM96G4Q1 and is critical for automotive-grade reliability.
Is CD74HC125QM96G4Q1 pin-compatible with standard CD74HC125 variants?
Yes, CD74HC125QM96G4Q1 shares identical pinout, function table, and electrical behavior with industry-standard CD74HC125 devices in SOIC-14 packages-including catalog (CD74HC125) and military (CD54HC125) versions. The Q1 suffix denotes AEC-Q100 qualification but does not alter pin assignment or logic functionality, allowing drop-in replacement in existing designs requiring automotive qualification.
What thermal derating applies to CD74HC125QM96G4Q1 at 125°C ambient?
At TA = 125°C, CD74HC125QM96G4Q1's maximum allowable power dissipation is limited by its RθJA of 133.6 °C/W: PD(max) = (TJ(max) – TA) / RθJA = (150°C – 125°C) / 133.6 °C/W ≈ 187 mW. This corresponds to continuous operation with ≤2 channels active at full drive, verified using TI's Cpd = 29 pF/gate and typical ICC = 160 µA. Derating is inherent to the CD74HC125QM96G4Q1's SOIC package construction.
CD74HC125QM96G4Q1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
CD74HC125QM96G4Q1 FAQ
1.How can I place an order for CD74HC125QM96G4Q1 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC125QM96G4Q1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC125QM96G4Q1 reliable?
The price and inventory of CD74HC125QM96G4Q1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC125QM96G4Q1 is usually 5 days.
3.What payment methods are accepted for CD74HC125QM96G4Q1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC125QM96G4Q1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC125QM96G4Q1?
CD74HC125QM96G4Q1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC125QM96G4Q1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC125QM96G4Q1?
For technical support, including CD74HC125QM96G4Q1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC125QM96G4Q1 requirements.
6.How does Aetrix verify that CD74HC125QM96G4Q1 is sourced from the original manufacturer or authorized distributors?
All CD74HC125QM96G4Q1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC125QM96G4Q1 meets industry standards.
7.What is the process for return or replacement of CD74HC125QM96G4Q1?
All CD74HC125QM96G4Q1 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC125QM96G4Q1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC125QM96G4Q1 part is unused and in its original packaging.
Return procedure for CD74HC125QM96G4Q1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC125QM96G4Q1 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
