Texas Instruments CD74HC138QM96G4Q1
- Part No.:
- CD74HC138QM96G4Q1
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HC138QM96G4Q1.pdf
- Description:
- IC DECODER/DEMUX 1X3:8 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,149
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC138QM96G4Q1 from Texas Instruments is an automotive-qualified, high-speed CMOS 3-to-8-line inverting decoder/demultiplexer with three enable inputs (E1 active-high, E2 and E3 active-low), eight active-low outputs (Y0–Y7), 2-V to 6-V VCC operation, and typical propagation delay of 13 ns at 5 V/15 pF. It serves as an I/O port or memory selector in automotive control modules requiring precise address decoding.
For engineers reviewing the CD74HC138QM96G4Q1 datasheet, CD74HC138QM96G4Q1 pinout, CD74HC138QM96G4Q1 application, or CD74HC138QM96G4Q1 equivalent, key selection criteria include automotive temperature range (−40°C to 125°C), inverting output logic, cascading capability via three enables, LSTTL load drive (10 loads), and SOIC-16 package compatibility with legacy HC138 designs.
Technical Context
This device implements a binary-decoded 3-input to 8-output logic function with fully complementary CMOS transistor pairs, delivering balanced rise/fall times and low dynamic power dissipation. Its enable architecture-two active-low (E2, E3) and one active-high (E1)-allows hierarchical cascading without external inversion logic.
Operation is strictly defined by the function table: all outputs remain high unless E1 = L, E2 = L, and E3 = H simultaneously, after which the selected Yx output goes low per A2:A0 state. Input thresholds meet 30% VCC noise immunity requirements across the full automotive voltage and temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2 V to 6 V - supports direct interface with 3.3 V and 5 V logic domains without level shifters |
| Propagation Delay (tpd) | 13 ns typ @ 5 V, 15 pF - enables reliable timing in sub-50-MHz address decode paths |
| Output Drive | 10 LSTTL loads - sufficient for driving multiple downstream TTL inputs in distributed control systems |
| Operating Temperature | −40°C to +125°C - qualified for under-hood automotive ECUs and transmission control units |
| Noise Immunity | NIL/NIL = 30% VCC @ 5 V - rejects common-mode transients in noisy vehicle electrical environments |
| Input Transition Time | 0–500 ns @ 4.5 V - accommodates slow-switching microcontroller GPIOs without false triggering |
Pinout & Package
CD74HC138QM96G4Q1 is housed in a 16-pin SOIC (D) package with standard 1.27 mm pitch and JEDEC MO-012AC outline. Thermal resistance θJA is 73°C/W, suitable for convection-cooled automotive PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0, A1, A2 | Binary address select inputs | Determine which of eight outputs (Y0–Y7) is asserted low when enabled |
| E1 | Active-high enable | Must be low for device activation; used for primary gating in single-level decode |
| E2, E3 | Active-low enables | E2/E3 provide secondary gating; E3 polarity inverted vs E1/E2 to simplify cascade wiring |
| Y0–Y7 | Active-low decoded outputs | Only one output goes low per valid A2:A0 combination; all others remain high |
| VCC, GND | Power supply terminals | Decoupling capacitor (0.1 µF) required within 5 mm of pins 16 and 8 for stable switching |
Key Features
| Feature | Design Value |
|---|---|
| Inverting decoder output logic | Direct interface with active-low chip select (CS#) inputs on SRAM, EPROM, and peripheral ICs |
| Three independent enable inputs | Enables two-level hierarchical decoding (e.g., bank + offset) without external gates or inverters |
| High noise immunity (30% VCC) | Rejects coupled alternator ripple and ignition noise in 12 V automotive systems |
| Low quiescent current (8 µA typ) | Reduces standby power in always-on vehicle modules such as body control units |
| CMOS input structure | Eliminates need for pull-up/pull-down resistors on unused select/enable lines when tied to VCC/GND |
Applications
| Engine Control Unit (ECU) Memory Mapping | Automotive Instrument Cluster Display Select |
|---|---|
Use Scenario: Decoding 3-bit address lines from MCU to select among eight memory-mapped sensor registers or calibration tables. IC Role / Device Role / Timing Role: Address decoder providing chip-select signals to multiple SPI or parallel EEPROM devices. Use Value: Eliminates discrete logic or FPGA resources; ensures deterministic 13 ns access latency across −40°C to 125°C. | Use Scenario: Routing display data to one of eight segmented LCD drivers or LED backlight channels. IC Role / Device Role / Timing Role: Demultiplexer selecting active display segment group under microcontroller command. Use Value: Reduces MCU GPIO count; active-low outputs directly drive common-cathode LED segments without external inverters. |
| Body Control Module I/O Expansion | ADAS Camera Interface Multiplexing |
Use Scenario: Expanding limited MCU GPIOs to control eight door lock actuators, window motors, or mirror positioners. IC Role / Device Role / Timing Role: I/O port selector enabling time-shared control of multiple high-current loads via external drivers. Use Value: Supports fail-safe operation: all outputs default high (inactive) when enables are deasserted, preventing unintended actuation. | Use Scenario: Selecting one of eight camera sensor data lanes for routing to image processor input buffers. IC Role / Device Role / Timing Role: Data path demultiplexer synchronizing with pixel clock edge to avoid data skew. Use Value: Meets ADAS timing budgets with 13 ns tpd; SOIC-16 footprint allows placement near connector interfaces with minimal trace length. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 inverting decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC138QPWRQ1 | Same functionality, TSSOP-16 package (4.4 mm × 5 mm); 75°C/W θJA; identical timing and voltage specs | Better board space efficiency but lower thermal margin in sealed enclosures | Select when PCB real estate is constrained and airflow is limited |
| CD74HCT138QM96Q1 | TTL-compatible input thresholds (VIH = 2 V min); same SOIC-16 package; 14 ns tpd @ 5 V | Interoperable with legacy 5 V TTL microcontrollers without level shifting | Select when interfacing with older 74LS or 74F series logic in mixed-voltage systems |
Compared with CD74HC138QM96G4Q1, SN74HC138QPWRQ1 offers smaller footprint but reduced thermal performance, while CD74HCT138QM96Q1 provides guaranteed TTL input compatibility at slight speed cost-both require no PCB changes but differ in thermal and interface design trade-offs.
Availability
CD74HC138QM96G4Q1 is available at Aetrix Electronics and suitable for automotive engine control units, instrument clusters, and body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HC138QM96G4Q1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and automotive-grade silicon solutions with over 50 years of industry leadership.
CD74HC138QM96G4Q1 belongs to TI's automotive-qualified HC logic family, designed specifically for robust, low-power address decoding and signal routing in harsh-temperature vehicle subsystems.
FAQ
What is the operating temperature range certified for CD74HC138QM96G4Q1?
CD74HC138QM96G4Q1 is qualified for −40°C to +125°C operation per AEC-Q100 Grade 1 requirements. This rating is validated across all electrical parameters including propagation delay, output drive, and noise immunity-not just survival limits-making it suitable for under-hood engine control and transmission applications where ambient temperatures exceed 105°C.
Does CD74HC138QM96G4Q1 support cascading with other decoders, and how is it implemented?
Yes, CD74HC138QM96G4Q1 supports cascading using its three enable inputs: E1 (active-high), E2 (active-low), and E3 (active-low). To cascade two devices, tie E2 and E3 of the second decoder to one output (e.g., Y0) of the first, while connecting shared A0–A2 lines. This creates a 6-bit decode (32 outputs) with no additional logic, preserving timing integrity and minimizing board area.
What is the maximum capacitive load CD74HC138QM96G4Q1 can drive while maintaining specified propagation delay?
CD74HC138QM96G4Q1 maintains its 13 ns typical propagation delay at 5 V only up to 15 pF load capacitance. At 50 pF, tpd increases to 30–45 ns depending on VCC. For heavier loads, add a buffer stage or reduce trace length and stubs-TI recommends limiting total node capacitance to ≤25 pF for timing-critical automotive bus selects.
Can unused inputs on CD74HC138QM96G4Q1 be left floating in automotive applications?
No-unused inputs on CD74HC138QM96G4Q1 must be tied to VCC or GND. Floating CMOS inputs cause increased ICC current, unpredictable output states, and potential latch-up in high-noise automotive environments. TI's application report SCBA004 mandates this for reliability; leaving any of A0–A2, E1, E2, or E3 unconnected violates AEC-Q100 stress testing requirements.
Is CD74HC138QM96G4Q1 pin-compatible with non-automotive versions like CD74HC138?
Yes, CD74HC138QM96G4Q1 uses the same SOIC-16 (D) package and identical pinout as CD74HC138, including A0–A2, E1–E3, Y0–Y7, VCC, and GND. However, the Q1 version undergoes additional automotive qualification (AEC-Q100), has tighter AC/DC parameter screening across −40°C to 125°C, and features different marking (HC138Q) and reel packaging (2500 per reel).
CD74HC138QM96G4Q1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HC138QM96G4Q1 FAQ
1.How can I place an order for CD74HC138QM96G4Q1 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC138QM96G4Q1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC138QM96G4Q1 reliable?
The price and inventory of CD74HC138QM96G4Q1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC138QM96G4Q1 is usually 5 days.
3.What payment methods are accepted for CD74HC138QM96G4Q1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC138QM96G4Q1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC138QM96G4Q1?
CD74HC138QM96G4Q1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC138QM96G4Q1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC138QM96G4Q1?
For technical support, including CD74HC138QM96G4Q1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC138QM96G4Q1 requirements.
6.How does Aetrix verify that CD74HC138QM96G4Q1 is sourced from the original manufacturer or authorized distributors?
All CD74HC138QM96G4Q1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC138QM96G4Q1 meets industry standards.
7.What is the process for return or replacement of CD74HC138QM96G4Q1?
All CD74HC138QM96G4Q1 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC138QM96G4Q1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC138QM96G4Q1 part is unused and in its original packaging.
Return procedure for CD74HC138QM96G4Q1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC138QM96G4Q1 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
