Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments CD74HC138QM96Q1

Name: CD74HC138QM96Q1
Brand: Texas Instruments
SKU: CD74HC138QM96Q1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD74HC138QM96Q1

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: CD74HC138QM96Q1.pdf

Description:: IC DECODER/DEMUX 1X3:8 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:780

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD74HC138QM96Q1 from Texas Instruments is an automotive-qualified, high-speed CMOS 3-to-8-line inverting decoder/demultiplexer with three enable inputs (E1 active-high, E2 and E3 active-low), eight active-low outputs (Y0–Y7), 2-V to 6-V V_CC operation, and typical propagation delay of 13 ns at 5 V/15 pF. It serves as an I/O port or memory selector in automotive control modules requiring precise address decoding.

For engineers reviewing the CD74HC138QM96Q1 datasheet, CD74HC138QM96Q1 pinout, CD74HC138QM96Q1 application, or CD74HC138QM96Q1 equivalent, key selection criteria include automotive temperature range (−40°C to 125°C), cascading capability via dual active-low and single active-high enables, fanout of 10 LSTTL loads, and guaranteed low-noise immunity (NIL/NIL = 30% of V_CC at 5 V).

Technical Context

This device implements a binary-decoded logic function where A0–A2 select one of eight outputs to assert low when all three enables are satisfied - E1 high, E2 low, E3 low. Its inverting output architecture ensures only one output is active low per valid input combination, with all others held high.

The decoder supports cascading through dedicated enable inputs: E1 (active-high) and E2/E3 (active-low) allow hierarchical expansion without external logic. Propagation delays are balanced across all paths (t_PLH ≈ t_PHL), and transition times remain symmetrical under varying load and supply conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2 V to 6 V - supports mixed-voltage system interfacing and battery-supplied automotive subsystems.
Propagation Delay (t_pd)	13 ns typical at V_CC = 5 V, C_L = 15 pF - enables reliable timing in sub-50-MHz address decode paths.
Fanout	10 LSTTL loads - drives standard TTL-compatible inputs without buffering in legacy automotive interfaces.
Noise Immunity	NIL/NIL = 30% of V_CC at 5 V - rejects common-mode transients on vehicle bus lines and sensor inputs.
Operating Temperature	−40°C to 125°C - qualified per AEC-Q100 for engine control units, body controllers, and ADAS domain processors.
Output Drive	±25 mA per pin - sufficient to directly drive LEDs, small relays, or enable signals in power management ICs.
Input Clamp Current	±20 mA - protects against ESD and overvoltage events during hot-plug or load-dump conditions.

Pinout & Package

CD74HC138QM96Q1 is housed in a 16-pin SOIC (D) package with 1.27 mm pitch, JEDEC MS-012AC compliant, and moisture sensitivity level 1 (unlimited reflow).

Pin/Terminal	Circuit Role	Design Meaning
1 (A0)	Binary Select Input	LSB of 3-bit address; determines output Y0–Y1/Y2–Y3 grouping when decoded.
2 (A1)	Binary Select Input	Middle bit of address; selects between Y0–Y3 and Y4–Y7 quadrants.
3 (A2)	Binary Select Input	MSB of address; selects upper or lower half of output set (Y0–Y3 vs Y4–Y7).
4 (E1)	Enable Input	Active-high global enable; must be high for any output to respond to A0–A2.
5 (E2)	Enable Input	Active-low cascade enable; tied low to activate device or to output of upstream enable chain.
6 (E3)	Enable Input	Active-low secondary cascade enable; used with E2 to form 3-input AND gate for multi-level decoding.
7 (Y7)	Active-Low Output	Asserts low when A2A1A0 = 111 and all enables satisfied; drives downstream logic or LED indicators.
8 (GND)	Ground Reference	Return path for all internal logic and output currents; requires low-impedance connection to chassis ground.
9 (V_CC)	Supply Voltage	Power rail for CMOS logic core; bypassing with 0.1 µF ceramic capacitor near pin is mandatory for noise suppression.
10 (Y0)	Active-Low Output	Asserts low when A2A1A0 = 000; commonly used for chip-select of primary peripheral or boot memory.
11 (Y1)	Active-Low Output	Asserts low when A2A1A0 = 001; routes data to secondary I/O expander or diagnostic interface.
12 (Y2)	Active-Low Output	Asserts low when A2A1A0 = 010; enables CAN transceiver or LIN bus driver in modular ECUs.
13 (Y3)	Active-Low Output	Asserts low when A2A1A0 = 011; selects ADC reference voltage source or sensor excitation circuit.
14 (Y4)	Active-Low Output	Asserts low when A2A1A0 = 100; activates motor driver enable or HVAC actuator control line.
15 (Y5)	Active-Low Output	Asserts low when A2A1A0 = 101; gates clock to safety-monitoring watchdog or ASIL-B timer module.
16 (Y6)	Active-Low Output	Asserts low when A2A1A0 = 110; enables flash programming interface or secure boot loader path.

Key Features

Feature	Design Value
Automotive qualification	AEC-Q100 Grade 1 certified (−40°C to 125°C), supporting deployment in powertrain, chassis, and infotainment systems.
Three enable inputs	E1 (active-high), E2/E3 (active-low) enable hierarchical cascading of up to eight decoders without external gates.
Balanced propagation delay	t_PLH and t_PHL match within ±1 ns at 5 V - eliminates skew-induced glitches in synchronous decode trees.
Low dynamic power	C_pd = 67 pF at 5 V - reduces switching current by >70% versus equivalent LSTTL parts, critical for always-on modules.
High noise immunity	NIL/NIL = 30% of V_CC - maintains correct decoding during ISO 7637-2 pulse 5a/b load-dump transients.

Applications

Engine Control Unit (ECU) Memory Mapping	Body Control Module (BCM) I/O Expansion
Use Scenario: Decoding 16-bit microcontroller address bus to select among eight memory-mapped peripherals (e.g., CAN controller, ADC, EEPROM, PWM timers). IC Role / Device Role / Timing Role: Address decoder that asserts individual chip-select lines based on A15–A13 bits, synchronized to microcontroller clock edge. Use Value: Eliminates discrete logic gates and reduces PCB footprint while maintaining <13 ns decode latency required for real-time interrupt response.	Use Scenario: Expanding GPIO count in a BCM to manage 8 door-lock actuators, window lift motors, mirror controls, and interior lighting zones. IC Role / Device Role / Timing Role: I/O port selector routing MCU output signals to dedicated driver ICs or relay coils via active-low enables. Use Value: Enables single MCU port to control eight independent loads with deterministic timing and no software overhead.
ADAS Domain Controller Boot Sequencing	Infotainment Head Unit Peripheral Multiplexing
Use Scenario: Controlling power-up sequence of radar processor, camera ISP, and sensor fusion MCU by enabling their reset and clock domains in strict order. IC Role / Device Role / Timing Role: Cascaded enable distributor using E2/E3 from upstream supervisor IC to gate V_CC or EN signals to downstream SoCs. Use Value: Guarantees ASIL-B compliant startup timing with <50 ns inter-device skew, meeting ISO 26262 hardware design requirements.	Use Scenario: Routing audio codec, touchscreen controller, Bluetooth baseband, and USB PHY interfaces to shared UART/SPI buses in head unit mainboard. IC Role / Device Role / Timing Role: Data demultiplexer selecting one peripheral's serial interface to connect to host processor's shared communication channel. Use Value: Reduces MCU pin count by 70% and avoids need for additional SPI/UART controllers while preserving full bandwidth per peripheral.

Engine Control Unit (ECU) Memory Mapping

Body Control Module (BCM) I/O Expansion

Use Scenario: Decoding 16-bit microcontroller address bus to select among eight memory-mapped peripherals (e.g., CAN controller, ADC, EEPROM, PWM timers).

IC Role / Device Role / Timing Role: Address decoder that asserts individual chip-select lines based on A15–A13 bits, synchronized to microcontroller clock edge.

Use Value: Eliminates discrete logic gates and reduces PCB footprint while maintaining <13 ns decode latency required for real-time interrupt response.

Use Scenario: Expanding GPIO count in a BCM to manage 8 door-lock actuators, window lift motors, mirror controls, and interior lighting zones.

IC Role / Device Role / Timing Role: I/O port selector routing MCU output signals to dedicated driver ICs or relay coils via active-low enables.

Use Value: Enables single MCU port to control eight independent loads with deterministic timing and no software overhead.

ADAS Domain Controller Boot Sequencing

Infotainment Head Unit Peripheral Multiplexing

Use Scenario: Controlling power-up sequence of radar processor, camera ISP, and sensor fusion MCU by enabling their reset and clock domains in strict order.

IC Role / Device Role / Timing Role: Cascaded enable distributor using E2/E3 from upstream supervisor IC to gate V_CC or EN signals to downstream SoCs.

Use Value: Guarantees ASIL-B compliant startup timing with <50 ns inter-device skew, meeting ISO 26262 hardware design requirements.

Use Scenario: Routing audio codec, touchscreen controller, Bluetooth baseband, and USB PHY interfaces to shared UART/SPI buses in head unit mainboard.

IC Role / Device Role / Timing Role: Data demultiplexer selecting one peripheral's serial interface to connect to host processor's shared communication channel.

Use Value: Reduces MCU pin count by 70% and avoids need for additional SPI/UART controllers while preserving full bandwidth per peripheral.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 3-to-8-line inverting decoder applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HC138QPWRQ1	Same logic function, identical pinout, but in TSSOP-16 package (4.4 mm × 5 mm); thermal resistance θ_JA = 108°C/W vs 73°C/W for SOIC.	Better suited for space-constrained layouts; less suitable for high-power-density automotive modules due to higher junction temperature rise.	Select SN74HC138QPWRQ1 only when board area is constrained and thermal margin exceeds 15°C at max ambient.
CD74HCT138QM96Q1	TTL-compatible input thresholds (VIH = 2 V min, VIL = 0.8 V max); otherwise identical functionality, packaging, and automotive qualification.	Required when interfacing with legacy 5-V TTL or mixed-signal systems where HC-level thresholds cause marginal noise margins.	Choose CD74HCT138QM96Q1 if driving from 74LS or 74F series logic; otherwise CD74HC138QM96Q1 offers superior noise immunity and lower static current.

Compared with SN74HC138QPWRQ1 and CD74HCT138QM96Q1, CD74HC138QM96Q1 delivers optimal balance of thermal performance, noise immunity, and compatibility with modern CMOS microcontrollers - making it the preferred choice for new automotive designs targeting ASIL-B functional safety compliance.

Availability

CD74HC138QM96Q1 is available at Aetrix Electronics and suitable for automotive engine control units, body control modules, ADAS domain controllers, and infotainment head units requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for CD74HC138QM96Q1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive-grade silicon, with decades of experience delivering high-reliability components for mission-critical systems.

CD74HC138QM96Q1 belongs to TI's automotive-qualified HC logic family, designed specifically for robust address decoding and signal routing in harsh-temperature, high-EMI environments such as powertrain and chassis control units.

FAQ

What is the maximum operating frequency supported by CD74HC138QM96Q1?

The CD74HC138QM96Q1 does not specify a maximum clock frequency because it is a combinational logic device without internal clocking. Its usable speed is determined by propagation delay: 13 ns typical at 5 V/15 pF, allowing reliable operation in address decode paths up to ~30 MHz. Input transition times must stay within 400 ns (at 6 V) to ensure proper logic state capture.

Can CD74HC138QM96Q1 be used in non-automotive applications?

Yes, CD74HC138QM96Q1 functions identically to the commercial-grade CD74HC138 but includes AEC-Q100 qualification, extended temperature range (−40°C to 125°C), and enhanced process controls. It is fully compatible in industrial, medical, and aerospace systems where reliability and temperature margin are prioritized - though cost premium applies versus catalog versions.

How do the three enable inputs (E1, E2, E3) interact in CD74HC138QM96Q1?

In CD74HC138QM96Q1, all three enables must be simultaneously asserted for any output to activate: E1 must be high, and both E2 and E3 must be low. This 3-input AND condition allows flexible cascading - for example, E2 can be driven by Y7 of an upstream decoder, while E3 connects to system enable, ensuring hierarchical decoding integrity.

Is CD74HC138QM96Q1 pin-compatible with CD74HC138 (non-Q1)?

Yes, CD74HC138QM96Q1 is pin-compatible and functionally identical to CD74HC138 in SOIC-16 packaging, sharing identical pinout, electrical characteristics, and logic behavior. The Q1 suffix denotes automotive qualification (AEC-Q100), extended temperature rating, and enhanced traceability - no layout changes are needed when upgrading from commercial to automotive grade.

What is the recommended bypassing strategy for CD74HC138QM96Q1?

TI recommends placing a 0.1 µF X7R ceramic capacitor between V_CC (pin 9) and GND (pin 8), located within 3 mm of the device. For systems with high di/dt loads, add a 4.7 µF tantalum or polymer capacitor nearby. This minimizes supply rail noise and prevents false triggering during simultaneous output transitions in CD74HC138QM96Q1.

CD74HC138QM96Q1 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74HC

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Decoder/Demultiplexer

Circuit:: 1 x 3:8

Independent Circuits:: 1

Current - Output High, Low:: 5.2mA, 5.2mA

Voltage Supply Source:: Single Supply

Voltage - Supply:: 2V ~ 6V

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

CD74HC138QM96Q1 FAQ

1.How can I place an order for CD74HC138QM96Q1 through Aetrix?

Please submit a Request for Quotation (RFQ) for CD74HC138QM96Q1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD74HC138QM96Q1 reliable?

The price and inventory of CD74HC138QM96Q1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC138QM96Q1 is usually 5 days.

3.What payment methods are accepted for CD74HC138QM96Q1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC138QM96Q1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD74HC138QM96Q1?

CD74HC138QM96Q1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD74HC138QM96Q1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD74HC138QM96Q1?

For technical support, including CD74HC138QM96Q1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC138QM96Q1 requirements.

6.How does Aetrix verify that CD74HC138QM96Q1 is sourced from the original manufacturer or authorized distributors?

All CD74HC138QM96Q1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC138QM96Q1 meets industry standards.

7.What is the process for return or replacement of CD74HC138QM96Q1?

All CD74HC138QM96Q1 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC138QM96Q1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD74HC138QM96Q1 part is unused and in its original packaging.

Return procedure for CD74HC138QM96Q1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…