Texas Instruments CD74HC147M96
- Part No.:
- CD74HC147M96
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HC147M96.pdf
- Description:
- IC PRIORITY ENCOD 1X10:4 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:5,031
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC147M96 from Texas Instruments is a high-speed CMOS 9-input priority encoder performing 10-line-to-4-line active-low encoding with decimal zero implied, operating from 2V to 6V supply, featuring 13ns typical propagation delay at 5V/15pF, -55°C to +125°C temperature range, and buffered inputs/outputs for industrial control panel key encoding.
For engineers reviewing the CD74HC147M96 datasheet, CD74HC147M96 pinout, CD74HC147M96 application, or CD74HC147M96 equivalent, this device serves as a drop-in replacement for legacy LSTTL encoders in space-constrained SOIC-16 designs requiring low-power, wide-voltage, and high-noise-immunity logic encoding with deterministic priority resolution.
Technical Context
The CD74HC147M96 implements combinational priority encoding logic where nine active-low inputs (I0–I9) are mapped to four active-low binary outputs (Y0–Y3), with I9 assigned highest priority; simultaneous active inputs resolve to the numerically highest asserted input, and all-high inputs encode "zero" as all outputs go high.
It uses silicon-gate CMOS technology with rail-to-rail input voltage tolerance (0V to VCC), guaranteed noise immunity of 30% of VCC at 5V, and fanout capability of 15 LSTTL loads - enabling direct interface with legacy TTL systems without level-shifting while maintaining sub-100µA quiescent current across its full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2V to 6V - supports single-supply operation across battery, 3.3V, and 5V systems without external regulators. |
| Propagation Delay (tPLH/tPHL) | 13ns typical at VCC = 5V, CL = 15pF - enables reliable timing in high-speed digital control state machines. |
| Operating Temperature | -55°C to +125°C - qualified for under-hood automotive, industrial PLC, and aerospace avionics environments. |
| Input Noise Immunity | NIL = NIH = 30% of VCC at 5V - rejects common-mode noise in electrically noisy factory-floor applications. |
| Output Drive Strength | ±25mA per output - directly drives LED indicators or small logic loads without external buffers. |
| Quiescent Current (ICC) | 8µA typical at 25°C, 160µA max at -55°C to +125°C - enables ultra-low-power standby in always-on monitoring circuits. |
| Input Capacitance (CIN) | 10pF - minimizes capacitive loading on upstream drivers and preserves signal edge integrity. |
Pinout & Package
CD74HC147M96 is housed in a 16-pin SOIC (D) package measuring 9.90mm × 3.90mm, with standard 1.27mm pitch, gull-wing leads, and RoHS-compliant NiPdAu/Sn lead finish rated MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (I4) | Active-low input | Encodes decimal digit 4; asserted low triggers priority resolution when higher-priority inputs (I5–I9) are inactive. |
| 2 (I5) | Active-low input | Encodes decimal digit 5; second-highest priority among mid-range inputs. |
| 3 (I6) | Active-low input | Encodes decimal digit 6; used in keypad scan matrix row decoding with priority override capability. |
| 4 (I7) | Active-low input | Encodes decimal digit 7; provides fault-tolerant input handling where multiple keys may be pressed simultaneously. |
| 5 (I8) | Active-low input | Encodes decimal digit 8; higher priority than I0–I7, ensuring dominant response in multi-key event detection. |
| 6 (Y2) | Active-low output | Binary bit B2 (MSB) of encoded output; low = '1', high = '0'; requires external pull-up for open-collector emulation. |
| 7 (Y1) | Active-low output | Binary bit B1 of encoded output; paired with Y0/Y2/Y3 to form full 4-bit active-low BCD code. |
| 8 (GND) | Ground reference | Primary return path for all internal logic and output currents; must be low-impedance and decoupled near VCC pin. |
| 9 (I0) | Active-low input | Encodes decimal digit 0; lowest priority input; only selected when all I1–I9 are high (inactive). |
| 10 (I9) | Active-low input | Encodes decimal digit 9; highest-priority input; dominates all other inputs when asserted. |
| 11 (I1) | Active-low input | Encodes decimal digit 1; used in rotary switch encoding where mechanical bounce requires priority arbitration. |
| 12 (I2) | Active-low input | Encodes decimal digit 2; ensures deterministic output even during transient contact closure in electromechanical interfaces. |
| 13 (I3) | Active-low input | Encodes decimal digit 3; completes lower-decade group; shares identical electrical specs with I0–I2. |
| 14 (Y3) | Active-low output | Binary bit B3 (MSB) of encoded output; indicates most-significant digit in 4-bit active-low BCD representation. |
| 15 (NC) | No internal connection | Unbonded die pad; must remain unconnected and floating - no routing or grounding permitted. |
| 16 (VCC) | Positive supply | Power rail for internal logic; requires local 0.1µF ceramic bypass capacitor placed within 3mm of pin per TI layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Priority encoding logic | Deterministic resolution of up to nine simultaneous active-low inputs to unique 4-bit BCD output, eliminating race conditions in mechanical switch arrays. |
| Rail-to-rail input compatibility | Accepts VI from 0V to VCC - interoperates with both CMOS and LSTTL sources without level translation in mixed-logic systems. |
| Low dynamic power consumption | CPD = 32pF at 5V - reduces switching power by >70% vs. equivalent LS-TTL encoders, critical for thermally constrained PCBs. |
| Wide supply voltage operation | 2V–6V range - enables direct use in 3.3V microcontroller I/O domains and legacy 5V backplanes without voltage conversion. |
| High noise margin | 30% VCC noise immunity at 5V - sustains reliable operation in motor-drive, relay-coil, and RF-noise environments. |
Applications
| Industrial Keypad Interface | Automotive Switch Matrix Encoder |
|---|---|
Use Scenario: 10-button membrane keypad in programmable logic controller HMI panel with mechanical contact bounce and EMI exposure. IC Role / Device Role / Timing Role: Priority encoder resolving simultaneous keypresses into stable 4-bit BCD code for microcontroller GPIO scanning. Use Value: Eliminates software debouncing overhead and prevents ambiguous codes during multi-key transitions, reducing firmware complexity and latency. |
Use Scenario: Dashboard function selector with 9-position rotary switch feeding into vehicle body control module. IC Role / Device Role / Timing Role: Hardware-level priority resolver converting switch position to BCD before CAN message formatting. Use Value: Guarantees deterministic output even during switch wiper arcing or vibration-induced chatter, improving functional safety compliance. |
| Test Equipment Front Panel Logic | Legacy System TTL-to-CMOS Bridge |
Use Scenario: Bench multimeter front-panel button array interfacing to 3.3V ARM-based measurement engine. IC Role / Device Role / Timing Role: Voltage-level translating encoder providing 5V-tolerant, active-low BCD output compatible with microcontroller interrupt inputs. Use Value: Enables direct connection of 5V-rated tactile switches to 3.3V logic without discrete level shifters or pull-up networks. |
Use Scenario: Retrofitting obsolete 74LS147 encoder in aging industrial controller with modern low-power CMOS replacement. IC Role / Device Role / Timing Role: Pin-compatible drop-in substitute preserving existing PCB layout and firmware while cutting system power by >80%. Use Value: Extends product lifecycle without redesign, meeting updated energy efficiency standards and reducing thermal load on enclosure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC147N | Same HC logic family, identical 16-pin PDIP package, but wider 19.31mm × 6.35mm body and tube packaging - not tape-and-reel compatible. | Preferred for through-hole prototyping or legacy board rework where SOIC footprint is unavailable. | Select SN74HC147N only when manual soldering or socket-based testing is required; CD74HC147M96 is optimal for automated SMT production. |
| CD74HCT147M96 | HCT variant with 4.5V–5.5V supply range and TTL-compatible input thresholds (VIL ≤ 0.8V, VIH ≥ 2.0V); otherwise identical pinout and function. | Better suited for mixed 5V TTL/CMOS systems where upstream drivers lack full CMOS swing. | Choose CD74HCT147M96 if interfacing with 74LS or 74F series logic; retain CD74HC147M96 for pure CMOS or wide-voltage designs. |
Compared with SN74HC147N and CD74HCT147M96, CD74HC147M96 offers broader supply flexibility (2–6V), lower static current, and optimized SOIC-16 tape-and-reel delivery - making it ideal for new SMT designs targeting cost, power, and manufacturability.
Availability
CD74HC147M96 is available at Aetrix Electronics and suitable for industrial HMI panels, automotive switch matrices, test equipment front ends, and legacy system upgrades requiring stable component supply and long-term obsolescence mitigation.
Supply support for CD74HC147M96 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic ICs, with over 90 years of innovation in industrial, automotive, and communications markets.
CD74HC147M96 belongs to TI's HC-series high-speed CMOS logic portfolio, engineered for low-power, wide-voltage, and high-noise-immunity digital interfacing in harsh-environment applications.
FAQ
What is the logic polarity of CD74HC147M96 inputs and outputs?
The CD74HC147M96 features active-low inputs (I0–I9) and active-low outputs (Y0–Y3). All nine inputs must be high to encode "zero", resulting in all four outputs going high. This polarity simplifies direct connection to open-collector or push-pull switch interfaces without inversion logic.
Does CD74HC147M96 support 3.3V operation?
Yes, CD74HC147M96 fully supports 3.3V operation within its 2V–6V supply range. At VCC = 3.3V, it maintains guaranteed noise margins, 10pF input capacitance, and sub-100µA quiescent current - making it suitable for mixed-voltage systems interfacing with 3.3V microcontrollers.
Is CD74HC147M96 pin-compatible with the older 74LS147?
Yes, CD74HC147M96 is pin-compatible with 74LS147 in SOIC-16 footprint, sharing identical pin numbering and function mapping. However, it requires no external pull-ups and draws significantly less current, enabling direct replacement in most LS-based designs with verified timing margins.
What is the purpose of the NC pin (Pin 15) on CD74HC147M96?
Pin 15 on CD74HC147M96 is a no-connect terminal with no internal bond wire or circuit connection. It must remain unconnected and floating - neither grounded nor tied to VCC - to avoid parasitic coupling or package stress effects that could impact timing or ESD robustness.
How does CD74HC147M96 handle simultaneous active inputs?
CD74HC147M96 resolves simultaneous active inputs using fixed hardware priority: I9 (highest) > I8 > I7 > I6 > I5 > I4 > I3 > I2 > I1 > I0 (lowest). When multiple inputs are low, only the highest-priority asserted input determines the output code - ensuring deterministic behavior without software arbitration.
CD74HC147M96 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Priority Encoder
- Circuit:
- 1 x 10:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HC147M96 FAQ
1.How can I place an order for CD74HC147M96 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC147M96 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC147M96 reliable?
The price and inventory of CD74HC147M96 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC147M96 is usually 5 days.
3.What payment methods are accepted for CD74HC147M96?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC147M96 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC147M96?
CD74HC147M96 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC147M96 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC147M96?
For technical support, including CD74HC147M96 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC147M96 requirements.
6.How does Aetrix verify that CD74HC147M96 is sourced from the original manufacturer or authorized distributors?
All CD74HC147M96 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC147M96 meets industry standards.
7.What is the process for return or replacement of CD74HC147M96?
All CD74HC147M96 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC147M96, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC147M96 part is unused and in its original packaging.
Return procedure for CD74HC147M96:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC147M96 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
