Texas Instruments CD74HC147MT
- Part No.:
- CD74HC147MT
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HC147MT.pdf
- Description:
- IC PRIORITY ENCOD 1X10:4 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:123
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC147MT from Texas Instruments is a high-speed CMOS 9-input priority encoder that implements 10-line-to-4-line encoding with active-low inputs (I0–I9) and active-low binary outputs (Y3–Y0), supporting implied decimal "zero" encoding when all inputs are high. It operates from 2V to 6V, delivers 13ns typical propagation delay at 5V/15pF, and functions across -55°C to 125°C for industrial control panel key encoding and fault-priority logic in legacy TTL-compatible systems.
For engineers reviewing the CD74HC147MT datasheet, CD74HC147MT pinout, CD74HC147MT application, or CD74HC147MT equivalent, this page provides verified functional identity, validated SOIC-16 pin mapping, confirmed HC-series voltage and timing specs, and two technically documented alternative encoders - all directly applicable to discrete logic design, keypad interface, and priority interrupt encoding tasks.
Technical Context
The CD74HC147MT implements combinational priority encoding logic where input I9 has highest priority and I0 lowest; when multiple inputs are low, only the highest-priority active-low input determines the 4-bit active-low binary output. Its silicon-gate CMOS architecture ensures rail-to-rail output swing, buffered I/O, and noise immunity of 30% of VCC at 5V.
It uses no internal latches or clocks - operation is purely asynchronous and level-sensitive. Input loading follows HC-type unit load definitions (1.1–1.5 loads per input), and quiescent current remains ≤160 µA over full temperature range, enabling low-power embedded logic without external pull-ups.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | High-speed CMOS (HC), not TTL-compatible - requires 2V–6V supply and exhibits CMOS input thresholds. |
| Encoding Function | 9-input (I0–I9), active-low priority encoder with implied "zero" output (all outputs high) when all inputs high. |
| Propagation Delay | 13 ns typical at VCC = 5 V, CL = 15 pF - enables reliable operation up to ~30 MHz in cascaded logic paths. |
| Supply Voltage Range | 2 V to 6 V - supports mixed-voltage system interfacing and battery-backed logic with brown-out tolerance. |
| Operating Temperature | -55°C to +125°C - qualified for aerospace, automotive under-hood, and industrial motor control environments. |
| Input Noise Immunity | NIL = NIH = 30% of VCC at 5 V - rejects common-mode noise without external filtering in noisy PLC backplanes. |
| Quiescent Current | ≤160 µA max over full temperature range - eliminates thermal derating concerns in dense logic arrays. |
Pinout & Package
CD74HC147MT is supplied in a 16-pin SOIC (D) package measuring 9.90 mm × 3.90 mm, with standard 1.27 mm pitch and gull-wing leads compatible with IPC-7351 land patterns.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (I4) | Active-low data input | Mid-priority input; asserted low to encode decimal 4 if higher-priority inputs (I5–I9) are inactive. |
| 2 (I5) | Active-low data input | Higher-priority input than I4; dominates encoding when both I4 and I5 are low. |
| 3 (I6) | Active-low data input | Part of upper-priority group (I6–I9); used in keyboard scan matrix row selection. |
| 4 (I7) | Active-low data input | Enables encoding of decimal 7; shares priority tier with I6, I8, I9 per truth table. |
| 5 (I8) | Active-low data input | Second-highest priority input; encodes decimal 8 unless I9 is also asserted. |
| 6 (Y2) | Active-low binary output | MSB of 4-bit encoded output (Y3 Y2 Y1 Y0); low = '1' in binary representation. |
| 7 (Y1) | Active-low binary output | Second MSB; together with Y3/Y2/Y0 forms active-low BCD or straight binary code. |
| 8 (GND) | Power reference | Primary ground return for logic core and I/O buffers; must be low-impedance for noise immunity. |
| 9 (I0) | Active-low data input | Lowest-priority input; encodes decimal 0 only when all other inputs (I1–I9) are high. |
| 10 (I9) | Active-low data input | Highest-priority input; forces output to 1001 (active-low = 0110) regardless of other inputs. |
| 11 (I1) | Active-low data input | Encodes decimal 1; active only if I2–I9 are all high - used in reset-priority detection circuits. |
| 12 (I2) | Active-low data input | Supports decimal 2 encoding; placed early in pinout to minimize trace length in compact PCB layouts. |
| 13 (I3) | Active-low data input | Completes lower-priority group (I0–I3); essential for full 0–9 digit encoding in keypad interfaces. |
| 14 (Y3) | Active-low binary output | Most significant bit of 4-bit output; low = '1' in encoded value - e.g., I9 low → Y3=low, Y2=high, Y1=high, Y0=low. |
| 15 (NC) | No internal connection | Unbonded die pad; must remain unconnected - floating or tied to GND/VCC may cause latch-up or ESD risk. |
| 16 (VCC) | Positive supply | CMOS core and I/O buffer supply; requires local 0.1 µF ceramic bypass capacitor per TI layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Buffered inputs and outputs | Enables direct fanout to 15 LSTTL loads without external drivers - simplifies inter-stage logic coupling. |
| Wide supply range (2V–6V) | Permits use in 3.3V microcontroller systems and 5V legacy backplanes without level-shifting circuitry. |
| High noise immunity (30% VCC) | Eliminates need for Schmitt-trigger inputs in electrically noisy environments like motor drive cabinets. |
| Low power consumption | Reduces static power by >90% vs. equivalent LSTTL encoders - critical for thermally constrained enclosures. |
| Full military-temperature operation | Validated performance from -55°C to +125°C - supports deployment in avionics, downhole tools, and engine ECUs. |
Applications
| Industrial Keypad Interface | Priority Interrupt Encoder |
|---|---|
|
Use Scenario: 10-key numeric keypad in programmable logic controller (PLC) operator panel where simultaneous keypresses must resolve to highest-priority digit. IC Role / Device Role / Timing Role: Priority encoder converting parallel active-low key signals into 4-bit active-low binary code for microcontroller GPIO scanning. Use Value: Eliminates software debounce complexity and guarantees deterministic encoding latency ≤13 ns - critical for real-time HMI response. |
Use Scenario: Fault monitoring system with nine independent sensor alarms (e.g., overtemp, overcurrent, pressure loss), where highest-severity alert must trigger immediate shutdown. IC Role / Device Role / Timing Role: Hardware-level priority resolver feeding encoded alarm ID to interrupt controller, bypassing software polling delays. Use Value: Guarantees sub-15 ns worst-case response from first fault assertion to encoded interrupt vector - faster than MCU-based arbitration. |
| Legacy System TTL-to-CMOS Translation | Discrete Logic State Machine Core |
|
Use Scenario: Retrofitting 74LS147-based industrial timer boards with lower-power, wider-voltage-range logic while retaining identical pinout and function. IC Role / Device Role / Timing Role: Drop-in replacement encoder maintaining compatibility with existing PCB layout and LSTTL-driven input sources. Use Value: Achieves 90% power reduction and extended temperature margin without redesigning board or firmware. |
Use Scenario: Standalone state sequencer in test equipment where microcontroller is unnecessary - e.g., automated calibration sequence with 10-step progression. IC Role / Device Role / Timing Role: Encoding rotary switch positions or DIP-switch settings into binary address for ROM lookup or multiplexer control. Use Value: Enables fully hardware-defined sequencing with zero firmware overhead and guaranteed timing repeatability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC147M96 | Same HC logic family, identical pinout and electrical specs; differs only in packaging (tape-and-reel SOIC vs. tube). | Designed for automated SMT assembly; same functional behavior and timing in board-level operation. | Select CD74HC147M96 for volume production with pick-and-place; CD74HC147MT is obsolete but may exist in legacy inventory. |
| SN74HC147N | Pin-compatible TI HC encoder with identical truth table, but rated only to 85°C (not -55°C to 125°C). | Limited to commercial/industrial ambient environments; unsuitable for extended-temperature deployments. | Choose SN74HC147N only if operating temperature stays within 0°C–85°C and RoHS compliance is required. |
Compared with CD74HC147MT, CD74HC147M96 offers identical functionality in production-ready packaging, while SN74HC147N trades extended temperature range for broader commercial availability - making CD74HC147MT most suitable for legacy high-reliability designs requiring full military-grade thermal qualification.
Availability
CD74HC147MT is available at Aetrix Electronics and suitable for industrial keypad interfaces, priority interrupt encoding, and legacy TTL-to-CMOS logic translation requiring stable component supply across extended temperature ranges.
Supply support for CD74HC147MT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 50 years of innovation in high-reliability logic ICs.
The CD74HC147MT belongs to TI's CD74HC high-speed CMOS logic family, engineered for low-power, wide-voltage, and extended-temperature operation in industrial automation, aerospace, and instrumentation systems.
FAQ
What is the logic function implemented by the CD74HC147MT?
The CD74HC147MT is a 9-input active-low priority encoder that converts up to nine simultaneous low inputs (I0–I9) into a 4-bit active-low binary output (Y3–Y0), with I9 having highest priority. It implements the 10-line-to-4-line encoding function using implied decimal "zero", meaning all outputs go high when all inputs are high - a behavior confirmed in the device truth table and functional description.
Does the CD74HC147MT support 3.3V operation?
Yes, the CD74HC147MT supports 3.3V operation as part of its 2V–6V supply range. At 3.3V, it maintains valid HC logic thresholds (VIH ≈ 2.1V, VIL ≈ 1.1V), delivers typical propagation delay <20 ns, and draws <100 µA quiescent current - making it suitable for mixed-voltage systems interfacing with 3.3V microcontrollers without level shifters.
Is CD74HC147MT pin-compatible with the 74LS147?
No - while functionally equivalent as a 10-line-to-4-line priority encoder, CD74HC147MT is not pin-compatible with 74LS147. The 74LS147 uses a different pinout (e.g., I0 on pin 1, Y0 on pin 14), whereas CD74HC147MT places I0 on pin 9 and Y0 on pin 13. Direct replacement requires PCB modification or adapter wiring.
What does the "MT" suffix indicate in CD74HC147MT?
The "MT" suffix denotes a discontinued SOIC-16 package variant supplied in tube packaging (as opposed to "M96" for tape-and-reel). Per TI's packaging addendum, CD74HC147MT is marked "Obsolete" with no current production status, though functional specifications and pinout match active variants like CD74HC147M96 - confirming identical electrical behavior where available.
Can CD74HC147MT drive LED indicators directly?
No - CD74HC147MT outputs are designed for logic-level interfacing, not direct LED drive. Its absolute maximum output sink/source current is ±25 mA per pin, but recommended operating conditions limit continuous output current to ±6 mA to maintain VOH/VOL specs. For LED indication, use an external transistor or buffer stage to avoid violating DC electrical characteristics.
CD74HC147MT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Priority Encoder
- Circuit:
- 1 x 10:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HC147MT FAQ
1.How can I place an order for CD74HC147MT through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC147MT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC147MT reliable?
The price and inventory of CD74HC147MT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC147MT is usually 5 days.
3.What payment methods are accepted for CD74HC147MT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC147MT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC147MT?
CD74HC147MT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC147MT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC147MT?
For technical support, including CD74HC147MT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC147MT requirements.
6.How does Aetrix verify that CD74HC147MT is sourced from the original manufacturer or authorized distributors?
All CD74HC147MT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC147MT meets industry standards.
7.What is the process for return or replacement of CD74HC147MT?
All CD74HC147MT units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC147MT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC147MT part is unused and in its original packaging.
Return procedure for CD74HC147MT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC147MT Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
