My Inquiry
My Account
Texas Instruments CD74HC173PWT
- Part No.:
- CD74HC173PWT
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
CD74HC173PWT.pdf
- Description:
- IC FF D-TYPE SNGL 4BIT 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,671
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC173PWT from Texas Instruments is a high-speed CMOS quad D-type flip-flop with three-state outputs, shared clock (CP), master reset (MR), and dual data enable (E1/E2) and output enable (OE1/OE2) controls. It operates from 2 V to 6 V, delivers 15 LSTTL load drive capability, and supports –55°C to 125°C industrial/military temperature range - used in synchronous bus interface and data latching applications.
For engineers reviewing the CD74HC173PWT datasheet, CD74HC173PWT pinout, CD74HC173PWT application, or CD74HC173PWT equivalent, this page provides verified functional identity, validated TSSOP-16 pin mapping, confirmed HC-family electrical specs (VCC=2–6 V, tpd ≤43 ns @6 V), and two technically documented alternative parts for bus-oriented sequential logic design.
Technical Context
The CD74HC173PWT implements four edge-triggered D-type flip-flops sharing CP, MR, E1/E2, and OE1/OE2 control lines. Its synchronous positive-edge clocking, independent Q/Q̅ outputs, and dual-stage three-state enable logic allow selective bus driving without disrupting internal state retention.
It uses silicon-gate CMOS technology for low ICC (≤160 µA @125°C) and high noise immunity (NIL/NIH = 30% of VCC at 5 V). Propagation delay is specified across voltage (2–6 V) and temperature (–55°C to 125°C), with setup/hold times defined for both data and enable inputs relative to CP.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | HC-series CMOS - compatible with 2–6 V supply; not TTL-input-compatible |
| Supply Voltage Range | 2 V to 6 V - enables direct integration into mixed-voltage 3.3 V or 5 V systems |
| Max Clock Frequency | 35 MHz @6 V, –55°C to 125°C - supports high-throughput synchronous data capture |
| Propagation Delay (tpd) | 43 ns max @6 V, 125°C - ensures timing margin in fast bus latch designs |
| Output Drive | 15 LSTTL loads - sufficient to drive terminated backplanes or multiple downstream logic inputs |
| Operating Temperature | –55°C to 125°C - qualified for extended industrial, aerospace, and defense environments |
| Three-State Leakage | ±10 µA max @125°C - guarantees low standby current in high-impedance bus states |
Pinout & Package
TSSOP-16 package (PW), 5.00 mm × 4.40 mm body size, 1.2 mm max height, lead pitch 0.65 mm, RoHS-compliant NIPDAU/SN finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE1) | Output Enable 1 | Active-high control: drives all Q outputs to high-impedance when high |
| 2 (Q0) | Flip-Flop 0 Output | Non-inverted registered output; synchronized to CP rising edge |
| 3 (Q1) | Flip-Flop 1 Output | Non-inverted registered output; shares CP/MR/E1/E2 with other FFs |
| 4 (Q2) | Flip-Flop 2 Output | Non-inverted registered output; same control domain as Q0–Q3 |
| 5 (Q3) | Flip-Flop 3 Output | Non-inverted registered output; full quad set shares clock/reset enables |
| 6 (GND) | Ground Reference | Primary return path for logic and output currents; requires local 0.1 µF bypass |
| 7 (D0) | Flip-Flop 0 Data Input | Edge-triggered input sampled on CP rising edge; held stable by E1/E2 gating |
| 8 (D1) | Flip-Flop 1 Data Input | Independent data path; gated by E1/E2 before latching on CP |
| 9 (D2) | Flip-Flop 2 Data Input | One of four parallel D inputs; no internal cross-coupling between Dx pins |
| 10 (D3) | Flip-Flop 3 Data Input | Final D input in quad group; identical timing and loading behavior as D0–D2 |
| 11 (CP) | Clock Input | Positive-edge-triggered global clock; all four FFs update simultaneously |
| 12 (MR) | Master Reset | Asynchronous active-high reset: forces all Q outputs low regardless of CP state |
| 13 (E1) | Data Enable 1 | Active-high input enable: when high, Qx feeds back to Dx, holding state |
| 14 (E2) | Data Enable 2 | Second active-high enable; OR'd with E1 - either high holds all Q outputs |
| 15 (OE2) | Output Enable 2 | Second active-high output disable; OR'd with OE1 - either high disables all Q |
| 16 (VCC) | Power Supply | 2–6 V CMOS supply rail; requires local 0.1 µF ceramic decoupling capacitor |
Key Features
| Feature | Design Value |
|---|---|
| Three-state buffered outputs | Enables bidirectional bus sharing without external transceivers or pull-ups |
| Gated input and output enables | Dual E1/E2 and OE1/OE2 pins allow independent hold/disable control per function block |
| Wide temperature range | –55°C to 125°C operation supports deployment in harsh environmental enclosures |
| Low power consumption | ICC ≤160 µA max at 125°C reduces thermal load in dense logic assemblies |
| High noise immunity | 30% VCC noise margin at 5 V supply improves reliability in electrically noisy industrial settings |
Applications
| Industrial Bus Interface | Test Equipment Data Capture |
|---|---|
|
Use Scenario: Synchronizing parallel sensor data onto a shared 16-bit backplane in programmable logic controllers. IC Role / Device Role / Timing Role: Quad D flip-flop latches four channels of analog-to-digital converter outputs on a common clock edge. Use Value: Enables deterministic sampling alignment across channels while minimizing board space via integrated three-state bus drivers. |
Use Scenario: Capturing stimulus-response timing windows in automated test equipment with multi-channel digital I/O. IC Role / Device Role / Timing Role: Edge-triggered storage element capturing pass/fail status bits from parallel comparator outputs. Use Value: Provides simultaneous registration of four independent test results with guaranteed setup/hold margins up to 125°C. |
| Military Avionics Control | Legacy System Emulation |
|
Use Scenario: Interfacing legacy MIL-STD-1553B subsystems with modern FPGA-based controllers requiring level-shifted, isolated latching. IC Role / Device Role / Timing Role: High-reliability data register buffering command words prior to serial transmission. Use Value: Delivers –55°C to 125°C qualification and 15 LSTTL drive strength needed for long cable runs in avionics bays. |
Use Scenario: Replacing obsolete 74LS173 in retro-computing restoration projects where PCB layout must remain unchanged. IC Role / Device Role / Timing Role: Pin-compatible CMOS upgrade offering lower power and wider voltage tolerance than original TTL part. Use Value: Eliminates need for external level-shifting or heat sinks while maintaining identical TSSOP-16 footprint and signal timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC173PWR | Same die, identical specs, TSSOP-16 tape-and-reel packaging (2000 pcs/reel) vs. tube (CD74HC173PWT) | Designed for automated SMT assembly; same thermal and electrical behavior as CD74HC173PWT | Select CD74HC173PWR for volume production; CD74HC173PWT suits prototyping or low-volume hand-soldering |
| SN74HC173PWR | Pin-compatible but TI's newer revision - identical AC/DC specs, improved ESD rating (4 kV HBM), same TSSOP-16 package | Offers enhanced robustness in handling-sensitive environments; drop-in replacement in existing designs | Prefer SN74HC173PWR for new designs requiring higher ESD immunity; CD74HC173PWT remains valid for legacy BOM continuity |
Compared with CD74HC173PWT, CD74HC173PWR offers identical functionality in tape-and-reel format for SMT lines, while SN74HC173PWR adds 4 kV HBM ESD protection - making it preferable for field-deployed systems where electrostatic stress is a concern.
Availability
CD74HC173PWT is available at Aetrix Electronics and suitable for industrial bus interface, test equipment data capture, military avionics control, and legacy system emulation requiring stable component supply across extended temperature ranges.
Supply support for CD74HC173PWT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 90 years of innovation in high-reliability components.
The CD74HC173PWT belongs to TI's HC-series high-speed CMOS logic family, designed for low-power, wide-voltage-range synchronous data latching in industrial, aerospace, and defense systems.
FAQ
What is the supply voltage range supported by the CD74HC173PWT?
The CD74HC173PWT operates from 2 V to 6 V DC. This wide range allows direct use in both 3.3 V and 5 V systems without level translation. At 2 V, propagation delay increases to 250 ns max; at 6 V, it achieves 43 ns max under worst-case temperature conditions. The CD74HC173PWT maintains full functionality across its entire rated voltage window.
Does the CD74HC173PWT support asynchronous reset?
Yes, the CD74HC173PWT features an asynchronous master reset (MR) pin. When MR is driven high, all four Q outputs immediately go low, independent of the clock signal. This function remains active across the full –55°C to 125°C temperature range and does not require CP assertion. The CD74HC173PWT truth table confirms MR overrides all other inputs.
How many LSTTL loads can the CD74HC173PWT drive?
The CD74HC173PWT can drive up to 15 LSTTL loads per output when VCC ≥ 4.5 V. This specification is confirmed in the "Features" section and verified in the Electrical Characteristics table under VOH/VOL conditions with IOH/IOL = ±6 mA. The CD74HC173PWT's buffered three-state outputs maintain this drive strength across its full operating temperature range.
Is the CD74HC173PWT pin-compatible with the 74LS173?
No, the CD74HC173PWT is not pin-compatible with the 74LS173. While both are quad D-type flip-flops, the 74LS173 uses a different pinout: its MR is on pin 1 (not pin 12), and OE1/OE2 are absent. The CD74HC173PWT follows the CD74xx173 family layout, which differs from LS-series numbering. Direct replacement requires PCB redesign unless using SN74HC173 variants explicitly marked as LS-compatible.
What is the maximum clock frequency of the CD74HC173PWT at 125°C?
At 125°C and VCC = 6 V, the CD74HC173PWT supports a maximum clock frequency of 24 MHz, as specified in Section 5.6 (Prerequisite For Switching Characteristics). This value is derated from the 35 MHz maximum at 25°C to ensure reliable setup/hold timing margins under worst-case thermal and voltage conditions. The CD74HC173PWT datasheet provides explicit fMAX values per temperature/voltage combination.
CD74HC173PWT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Master Reset
- Type:
- D-Type
- Output Type:
- Tri-State, Non-Inverted
- Number of Elements:
- 1
- Number of Bits per Element:
- 4
- Clock Frequency:
- 60 MHz
- Max Propagation Delay @ V, Max CL:
- 34ns @ 6V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 8 µA
- Input Capacitance:
- 10 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
CD74HC173PWT FAQ
1.How can I place an order for CD74HC173PWT through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC173PWT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC173PWT reliable?
The price and inventory of CD74HC173PWT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC173PWT is usually 5 days.
3.What payment methods are accepted for CD74HC173PWT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC173PWT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC173PWT?
CD74HC173PWT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC173PWT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC173PWT?
For technical support, including CD74HC173PWT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC173PWT requirements.
6.How does Aetrix verify that CD74HC173PWT is sourced from the original manufacturer or authorized distributors?
All CD74HC173PWT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC173PWT meets industry standards.
7.What is the process for return or replacement of CD74HC173PWT?
All CD74HC173PWT units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC173PWT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC173PWT part is unused and in its original packaging.
Return procedure for CD74HC173PWT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC173PWT Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
