Texas Instruments CD74HC238M96G4
- Part No.:
- CD74HC238M96G4
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HC238M96G4.pdf
- Description:
- IC DECODER/DEMUX 1X3:8 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,523
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC238M96G4 from Texas Instruments is a high-speed CMOS 3-to-8 line decoder/demultiplexer with noninverting (active-high) outputs, 2 V to 6 V supply operation, typical propagation delay of 13 ns at VCC = 4.5 V and CL = 15 pF, -55°C to +125°C operating temperature range, and SOIC-16 package. It serves as an address decoder in memory systems or data routing selector in industrial control logic.
For engineers reviewing the CD74HC238M96G4 datasheet, CD74HC238M96G4 pinout, CD74HC238M96G4 application, or CD74HC238M96G4 equivalent, key selection criteria include active-high output behavior, triple enable inputs (G2, G1, G0) for cascading, LSTTL-compatible fanout (10 loads), wide voltage tolerance, and military-grade temperature support.
Technical Context
The CD74HC238M96G4 implements a 3-input address decoding function where A2–A0 select one of eight outputs (Y0–Y7), all driven high when enabled and unselected. Its three strobe inputs-G2 (active-high), G1 and G0 (active-low)-allow hierarchical enable control across multiple decoders without external logic.
Unlike the '138 variant, the '238 family forces all outputs low when any strobe is asserted and drives only the selected output high otherwise. This active-high decode behavior enables direct interface with LED drivers, relay drivers, or high-side switch controllers requiring asserted-high enable signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | 3-to-8 line decoder/demultiplexer with noninverting (active-high) outputs |
| VCC Range | 2 V to 6 V - supports mixed-voltage system interfacing and battery-powered designs |
| tpd (max) | 45 ns at VCC = 4.5 V, CL = 50 pF - ensures timing compliance in 22 MHz synchronous bus applications |
| Operating Temp | -55°C to +125°C - qualified for aerospace, downhole, and extended-temperature industrial environments |
| Fanout | 10 LSTTL loads - drives standard TTL logic without buffer amplification |
| IOH/IOL | ±4 mA at VCC = 4.5 V - sufficient to directly drive LEDs or small MOSFET gates |
| Input Leakage | ±1 µA max - negligible current draw on microcontroller GPIOs used as address lines |
Pinout & Package
CD74HC238M96G4 is housed in a 16-pin SOIC (D) package measuring 9.90 mm × 3.90 mm, RoHS-compliant with NiPdAu lead finish and MSL Level-1 rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A0) | Address input 0 | LSB of 3-bit binary address; ties directly to MCU port pin or DIP switch |
| 2 (A1) | Address input 1 | Middle bit of address; requires no pull-up/pull-down if driven actively |
| 3 (A2) | Address input 2 | MSB of address; determines Y4–Y7 vs. Y0–Y3 group selection |
| 4 (G0) | Active-low enable strobe 0 | Low assertion disables all outputs (forces low); used for chip select partitioning |
| 5 (G1) | Active-low enable strobe 1 | Second cascade-level disable; OR'd with G0 and G2 for multi-chip decode trees |
| 6 (G2) | Active-high enable strobe 2 | High assertion required for decode operation; simplifies connection to decoded bus segments |
| 7 (Y7) | Output 7 | Active-high decoded output; sinks 4 mA when low, sources 4 mA when high |
| 8 (GND) | Ground reference | Primary return path; must be connected before VCC during power sequencing |
| 9 (Y6) | Output 6 | Active-high output corresponding to A2A1A0 = 110; no internal pull-up |
| 10 (Y5) | Output 5 | Active-high output for A2A1A0 = 101; shares same drive strength and timing as Y0–Y7 |
| 11 (Y4) | Output 4 | Active-high output for A2A1A0 = 100; electrically identical to other Yx outputs |
| 12 (Y3) | Output 3 | Active-high output for A2A1A0 = 011; compatible with 5 V tolerant I/O domains |
| 13 (Y2) | Output 2 | Active-high output for A2A1A0 = 010; meets 1.8 V–6 V logic level interoperability |
| 14 (Y1) | Output 1 | Active-high output for A2A1A0 = 001; supports hot-swap and partial-power-down modes |
| 15 (Y0) | Output 0 | Active-high output for A2A1A0 = 000; LSB output; matches timing spec across full temp range |
| 16 (VCC) | Positive supply | 2–6 V rail; requires local 0.1 µF ceramic bypass capacitor per TI layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Noninverting outputs | Y0–Y7 assert high when selected - eliminates need for external inverters in LED/relay driver circuits |
| Triple enable architecture | G2 (active-high), G1/G0 (active-low) - enables flexible hierarchical decoding without glue logic |
| Wide VCC range | 2 V to 6 V operation - interoperable with 3.3 V microcontrollers and 5 V legacy peripherals |
| High noise immunity | NIL/NIL = 30% of VCC at 5 V - rejects EMI in motor-control or power-conversion PCB layouts |
| Extended temperature support | -55°C to +125°C - certified for use in avionics, oil/gas, and defense electronics |
Applications
| Memory Address Decoding | Industrial I/O Expansion |
|---|---|
Use Scenario: Selecting one of eight RAM or peripheral ICs in a microcontroller-based data acquisition system with limited address lines. IC Role / Device Role / Timing Role: CD74HC238M96G4 acts as a 3-bit address decoder, translating A0–A2 into eight independent chip-select signals with sub-45 ns propagation. Use Value: Reduces MCU GPIO usage by 5 pins versus discrete AND-gate implementation and guarantees deterministic timing across -55°C to 125°C. | Use Scenario: Expanding digital output capability of a PLC controller to drive eight solenoid valves via opto-isolated drivers. IC Role / Device Role / Timing Role: CD74HC238M96G4 provides synchronized, glitch-free enable signals to eight high-side switches, coordinated via G2/G1/G0 strobes. Use Value: Enables single-cycle activation of any valve group without software overhead; active-high outputs match common N-channel gate-drive requirements. |
| Test Equipment Multiplexing | Automotive Body Control Module |
Use Scenario: Routing sensor calibration signals from a central test source to one of eight DUTs in automated functional test fixtures. IC Role / Device Role / Timing Role: CD74HC238M96G4 functions as a demultiplexer: address lines select channel, and G2 serves as data-enable strobe. Use Value: Achieves <13 ns skew between channels, supporting 22 MHz test clock rates while maintaining signal integrity under 50 pF load. | Use Scenario: Managing lighting zones (headlights, fog lamps, DRLs, interior LEDs) in a vehicle body controller with thermal constraints. IC Role / Device Role / Timing Role: CD74HC238M96G4 decodes CAN message payload bits into discrete lamp enable signals, with G0/G1 tied to safety watchdog outputs. Use Value: Supports ASIL-B relevant diagnostics via triple-enable fault detection; operates reliably at 125°C under hood conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC138M96G4 | Inverting outputs (Y0–Y7 active-low); identical pinout, timing, and supply specs | Requires external inverters for active-high loads; preferred where legacy schematics use '138 logic | Select when existing design uses active-low enable logic or drives sinking inputs (e.g., NPN transistor bases) |
| SN74HC238N | Same function and pinout but in PDIP-16 package; wider body (25.4 mm × 6.35 mm); not rated for -55°C | Limited to commercial/industrial temp range (-40°C to 85°C); unsuitable for aerospace or downhole use | Choose for prototyping or cost-sensitive consumer applications where extended temperature is unnecessary |
Compared with CD74HC138M96G4 and SN74HC238N, the CD74HC238M96G4 uniquely combines active-high outputs, SOIC-16 compactness, and full military temperature range - making it optimal for space-constrained, high-reliability systems requiring direct high-side switching.
Availability
CD74HC238M96G4 is available at Aetrix Electronics and suitable for memory address decoding, industrial I/O expansion, test equipment multiplexing, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HC238M96G4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, personal electronics, and communications markets.
The CD74HC238M96G4 belongs to TI's High-Speed CMOS Logic (HC) family, engineered for low-power, wide-voltage, and extended-temperature operation in mission-critical digital control and interface applications.
FAQ
What is the output behavior of CD74HC238M96G4 when an enable input is asserted?
When any enable input (G0, G1, or G2) is asserted - specifically G0 or G1 low, or G2 high - all eight outputs (Y0–Y7) of the CD74HC238M96G4 are forced low. Only when G0 and G1 are high *and* G2 is low does the decoder respond to A2–A0, driving exactly one output high while holding the others low. This behavior is confirmed in Table 7-2 of the TI datasheet SCHS147J.
Does CD74HC238M96G4 support 3.3 V logic systems?
Yes, CD74HC238M96G4 fully supports 3.3 V operation: its VCC range is 2 V to 6 V, and input thresholds scale with VCC (VIH = 1.5 V min at 2 V, 3.15 V min at 4.5 V). At 3.3 V, VIH ≈ 2.3 V and VIL ≈ 1.0 V, ensuring robust compatibility with standard 3.3 V CMOS outputs. Output VOH exceeds 3.1 V at IOH = –4 mA, meeting 3.3 V logic-high requirements.
Can CD74HC238M96G4 replace CD74HC138M96G4 without circuit changes?
No - CD74HC238M96G4 cannot directly replace CD74HC138M96G4 without modifying downstream logic. The CD74HC138M96G4 has active-low outputs (Y0–Y7 low when selected), whereas CD74HC238M96G4 has active-high outputs. Swapping them would invert all decoded signals, causing functional failure unless external inverters or firmware logic adjustments are added.
What is the maximum capacitive load CD74HC238M96G4 can drive while maintaining specified timing?
CD74HC238M96G4 is characterized for timing up to 50 pF load capacitance, with tpd = 45 ns max at VCC = 4.5 V and TA = –55°C to 125°C. Driving >50 pF increases propagation delay nonlinearly and may cause output transition time degradation. For loads exceeding 50 pF, TI recommends adding a buffer stage or reducing trace length and using controlled-impedance routing to maintain signal integrity in the CD74HC238M96G4 application.
Is CD74HC238M96G4 pin-compatible with other packages in the same family?
Yes - CD74HC238M96G4 (SOIC-16) shares identical pin numbering and function mapping with CD74HC238E (PDIP-16), CD74HC238NSR (SOP-16), and CD74HC238PWR (TSSOP-16). All variants use the same 16-pin layout per Figure 4 of SCHS147J: A0 on pin 1, VCC on pin 16, GND on pin 8, and Y0–Y7 distributed identically. Mechanical dimensions differ, but PCB footprint and netlist remain interchangeable across packages.
CD74HC238M96G4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HC238M96G4 FAQ
1.How can I place an order for CD74HC238M96G4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC238M96G4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC238M96G4 reliable?
The price and inventory of CD74HC238M96G4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC238M96G4 is usually 5 days.
3.What payment methods are accepted for CD74HC238M96G4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC238M96G4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC238M96G4?
CD74HC238M96G4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC238M96G4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC238M96G4?
For technical support, including CD74HC238M96G4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC238M96G4 requirements.
6.How does Aetrix verify that CD74HC238M96G4 is sourced from the original manufacturer or authorized distributors?
All CD74HC238M96G4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC238M96G4 meets industry standards.
7.What is the process for return or replacement of CD74HC238M96G4?
All CD74HC238M96G4 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC238M96G4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC238M96G4 part is unused and in its original packaging.
Return procedure for CD74HC238M96G4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC238M96G4 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
