Texas Instruments CD74HC367E
- Part No.:
- CD74HC367E
- Manufacturer:
- Texas Instruments
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
CD74HC367E.pdf
- Description:
- IC BUFFER NON-INVERT 6V 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:600
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC367E from Texas Instruments is a high-speed CMOS hex non-inverting buffer/line driver with three-state outputs, designed for bus interface and data routing in industrial control and instrumentation systems. It features dual independent 3-state enables (1OE, 2OE), 6-channel non-inverting logic, ±35 mA output drive capability, and operates across 2 V to 6 V supply range with -55℃ to 125℃ temperature rating.
For engineers reviewing the CD74HC367E datasheet, CD74HC367E pinout, CD74HC367E application, or CD74HC367E equivalent, key selection criteria include its 8 ns typical propagation delay at 5 V/15 pF, 15 LSTTL load drive strength, PDIP-16 package compatibility with legacy through-hole layouts, and HC-family CMOS logic level compatibility.
Technical Context
The CD74HC367E implements six independent non-inverting buffer channels grouped into two 3-state control domains: OE1 controls Y1–Y4 (pins 3,5,7,10), and OE2 controls Y5–Y6 (pins 11,13). Each output supports high-current sourcing/sinking (±35 mA) and exhibits balanced tPLH/tPHL timing for clean signal integrity on shared buses.
Its HC logic family ensures rail-to-rail input thresholds (VIH = 3.15 V, VIL = 1.35 V at VCC = 4.5 V), 10 μA max input leakage, and 10 pF input capacitance - enabling robust noise immunity (30% of VCC) and low dynamic power consumption (CPD = 40 pF) in mixed-signal environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Type | Hex non-inverting three-state buffer - provides directionally transparent data path with output disable capability per group. |
| Supply Voltage Range | 2 V to 6 V - supports single-supply operation across 3.3 V and 5 V systems without level translation. |
| Propagation Delay | 8 ns typical (VCC = 5 V, CL = 15 pF) - enables reliable timing in sub-100 MHz digital interfaces. |
| Output Drive | ±35 mA per output - drives up to 15 LSTTL loads directly, eliminating need for external bus transceivers. |
| Operating Temperature | -55℃ to 125℃ - qualified for extended industrial, automotive under-hood, and military-grade applications. |
| Input Capacitance | 10 pF - minimizes capacitive loading on upstream drivers and preserves signal edge rates. |
| Three-State Leakage | ±5 μA max (VO = VCC or GND) - ensures high-impedance state stability during bus arbitration or power sequencing. |
Pinout & Package
CD74HC367E uses a 16-pin plastic dual in-line package (PDIP-N) with 19.31 mm × 6.35 mm body size and 2.54 mm lead pitch, suitable for through-hole prototyping and legacy PCB assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | Output Enable (1OE, 2OE) | Active-low controls for Group 1 (Y1–Y4) and Group 2 (Y5–Y6); independent gating enables partial bus isolation. |
| 2, 4, 6, 9, 12, 14 | Data Inputs (A1–A6) | Non-inverting inputs for each of six buffer channels; TTL/CMOS compatible voltage thresholds. |
| 3, 5, 7, 10, 11, 13 | Three-State Outputs (Y1–Y6) | High-drive buffered outputs; enter high-impedance state when respective OE is high. |
| 8, 16 | GND, VCC | Power supply pins - require local 0.1 μF bypass capacitor per device to suppress switching noise. |
Key Features
| Feature | Design Value |
|---|---|
| Two independent 3-state enables | Enables selective activation of Y1–Y4 vs. Y5–Y6, supporting segmented bus architectures without external logic. |
| High-current bus driver outputs | ±35 mA drive per output sustains signal integrity across long traces or high-capacitance backplanes (CL ≤ 50 pF). |
| Low power CMOS operation | ICC ≤ 160 μA over full temperature range - reduces thermal load in dense logic arrays and battery-powered systems. |
| Wide supply voltage range | 2 V to 6 V operation allows direct integration with 3.3 V microcontrollers and 5 V legacy peripherals without level shifters. |
| High noise immunity | 30% VCC noise margin at both VIH and VIL thresholds - prevents false triggering in electrically noisy industrial environments. |
Applications
| Industrial PLC I/O Expansion | Test Equipment Signal Routing |
|---|---|
|
Use Scenario: Isolating and buffering digital I/O signals between programmable logic controller CPU modules and field-mounted sensor/actuator cards. IC Role / Device Role / Timing Role: Non-inverting buffer with group-selectable 3-state control routes parallel data while preventing bus contention during hot-swap events. Use Value: Enables deterministic signal propagation (8 ns typ.) and 15 LSTTL load drive per channel - eliminates need for discrete transistor buffers in modular I/O designs. |
Use Scenario: Multiplexing multiple DUT (device-under-test) digital stimulus/response lines onto shared ATE (automated test equipment) measurement channels. IC Role / Device Role / Timing Role: Hex buffer with dual OE control acts as programmable signal gate, allowing per-channel enable/disable during test sequence execution. Use Value: ±35 mA output drive ensures fast edge rates into 50 Ω scope inputs or logic analyzers, while 10 pF input capacitance minimizes loading on precision waveform generators. |
| Military Data Acquisition Systems | Legacy Industrial Controller Upgrades |
|
Use Scenario: Interfacing radiation-tolerant FPGAs to analog-to-digital converter (ADC) front-ends in airborne telemetry units operating across -55℃ to 125℃. IC Role / Device Role / Timing Role: Temperature-hardened non-inverting buffer conditions FPGA GPIO outputs before driving ADC parallel data bus, maintaining timing margins under thermal stress. Use Value: Guaranteed operation at 125℃ with <27 ns max propagation delay ensures synchronization integrity in time-critical sampling windows. |
Use Scenario: Replacing obsolete 74LS244 buffers in aging CNC machine controllers where PCB layout cannot be modified. IC Role / Device Role / Timing Role: Pin-compatible drop-in replacement providing identical PDIP-16 footprint and logic function, but with lower power and higher noise immunity. Use Value: 2 V–6 V supply range accommodates existing 5 V rails, while 30% noise margin improves reliability in EMI-prone factory floor environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex non-inverting buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC244N | Same HC logic family, identical pinout, but uses single OE control for all 8 channels (not dual OE). | Lacks independent group enable - unsuitable where segmented bus control is required. | Select when full 8-channel enable suffices and board space permits SOIC-20 or PDIP-20 variants. |
| CD74HCT367E | HCT variant with 4.5 V–5.5 V supply range and LSTTL-input compatibility (VIL ≤ 0.8 V, VIH ≥ 2.0 V). | Better suited for mixed 5 V TTL/CMOS systems; not compatible with 3.3 V logic without level shifting. | Choose when interfacing directly with legacy 74LS-series devices and 5 V-only supply is guaranteed. |
Compared with SN74HC244N and CD74HCT367E, the CD74HC367E uniquely balances wide-voltage operation (2–6 V), dual-group 3-state control, and industrial temperature range - making it optimal for upgrade paths requiring backward compatibility and enhanced environmental resilience.
Availability
CD74HC367E is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automated test equipment signal routing, military data acquisition systems, and legacy industrial controller upgrades requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HC367E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of heritage in high-reliability logic families and industrial-grade IC design.
The CD74HC367E belongs to TI's CD74HC high-speed CMOS logic series, engineered for robust performance in harsh environments - targeting applications demanding wide temperature operation, low power, and noise-immune digital interfacing.
FAQ
What is the maximum output current rating for CD74HC367E?
The CD74HC367E supports ±35 mA continuous output current per channel, as specified in its Absolute Maximum Ratings table. This rating enables direct drive of 15 LSTTL loads and ensures signal integrity across high-capacitance buses. Exceeding this limit risks permanent damage; sustained operation should remain within recommended electrical characteristics (e.g., 6 mA sink/source for VOH/VOL compliance at 4.5 V).
Does CD74HC367E support 3.3 V logic systems?
Yes, CD74HC367E fully supports 3.3 V operation: its HC-family specification guarantees functional operation from 2 V to 6 V, with VIH = 2.31 V and VIL = 1.09 V at VCC = 3.3 V (interpolated from datasheet VIH/VIL curves). Input thresholds and output swing remain compatible with standard 3.3 V CMOS logic without level translation.
How does the dual 3-state enable architecture of CD74HC367E improve system design?
The CD74HC367E's separate 1OE (pins 1, 15) controls Y1–Y4, while 2OE governs Y5–Y6 - enabling independent bus segment control. This allows partial bus isolation during fault recovery or multi-master arbitration, reducing contention risk and simplifying timing analysis compared to single-OE alternatives like SN74HC244N.
What is the typical propagation delay of CD74HC367E at 3.3 V supply?
While the datasheet specifies 8 ns typical tPD at VCC = 5 V/CL = 15 pF, propagation delay increases at lower voltages: at 3.3 V and CL = 15 pF, typical tPD is approximately 14 ns (extrapolated from HC family delay vs. VCC curves). For precise timing closure, designers should reference the 3.3 V row in Table 5.5 Switching Characteristics or simulate using TI's SPICE models.
Is CD74HC367E pin-compatible with older 74LS244 devices?
No - CD74HC367E is not pin-compatible with 74LS244. Though both are octal buffers, CD74HC367E has only six channels and dual OE pins (1,15), whereas 74LS244 uses eight channels and two OE pins (1,19) in a 20-pin package. Direct replacement requires PCB redesign; SN74HC244N (20-pin PDIP) offers true pin compatibility but lacks dual OE segmentation.
CD74HC367E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 2, 4 (Hex)
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
CD74HC367E FAQ
1.How can I place an order for CD74HC367E through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC367E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC367E reliable?
The price and inventory of CD74HC367E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC367E is usually 5 days.
3.What payment methods are accepted for CD74HC367E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC367E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC367E?
CD74HC367E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC367E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC367E?
For technical support, including CD74HC367E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC367E requirements.
6.How does Aetrix verify that CD74HC367E is sourced from the original manufacturer or authorized distributors?
All CD74HC367E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC367E meets industry standards.
7.What is the process for return or replacement of CD74HC367E?
All CD74HC367E units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC367E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC367E part is unused and in its original packaging.
Return procedure for CD74HC367E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC367E Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

