Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Multivibrators

Texas Instruments CD74HC423M96

Name: CD74HC423M96
Brand: Texas Instruments
SKU: CD74HC423M96
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD74HC423M96

Manufacturer:: Texas Instruments

Category:: Multivibrators

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: CD74HC423M96.pdf

Description:: IC MULTIVIBRATOR 25NS 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,638

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD74HC423M96 from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, designed for precise pulse generation and timing control in digital systems. It operates from 2V to 6V, features Schmitt-trigger inputs on both A and B trigger pins, supports trailing-edge (A) and leading-edge (B) triggering, and delivers buffered Q and Q̅ outputs. Its external RC timing network enables adjustable output pulse widths down to sub-microsecond resolution - used in debounce circuits, event synchronization, and programmable delay generators.

For engineers reviewing the CD74HC423M96 datasheet, CD74HC423M96 pinout, CD74HC423M96 application, or CD74HC423M96 equivalent, key selection criteria include its -55°C to +125°C operating range, SOIC-16 package compatibility, retriggerable behavior without reset-pulse edge sensitivity (distinguishing it from HC123), and verified performance under industrial temperature extremes with LSTTL fanout capability.

Technical Context

The CD74HC423M96 implements two independent monostable multivibrators, each with separate A (trailing-edge), B (leading-edge), and R (active-low reset) inputs. Unlike the HC123 family, it does not support negative-to-positive reset pulse triggering - reset must be held low to terminate the output pulse. Timing is governed by external RX and CX components, with t_W = 0.45·R_XC_X at V_CC = 5V.

Each monostable provides complementary buffered Q and Q̅ outputs, enabling direct drive of downstream logic without additional inverters. Input hysteresis ensures noise immunity, while propagation delays (e.g., 64 ns max A→Q at V_CC = 4.5V, T_A = –55°C to +125°C) and pulse-width matching (±2% between channels) support deterministic timing in mixed-signal environments.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2V to 6V - supports wide-battery and multi-rail systems without level-shifting.
Operating Temperature	–55°C to +125°C - qualified for aerospace, automotive under-hood, and industrial control applications.
Output Pulse Width	Adjustable via external R_X/C_X; t_W = 0.45·R_XC_X at 5V - enables precise timing from ~100 ns to seconds.
Input Hysteresis	Schmitt-trigger on A and B inputs - rejects noise on slow or noisy trigger signals without external filtering.
Fanout Capability	10 LSTTL loads - drives standard TTL logic directly without buffer amplification.
Propagation Delay	64 ns max (A/B/R → Q, V_CC = 4.5V, –55°C to +125°C) - ensures predictable timing margins in high-reliability designs.
Reset Function	Active-low asynchronous reset terminates output pulse immediately - enables real-time pulse abort for safety-critical sequencing.

Pinout & Package

CD74HC423M96 is housed in a 16-pin SOIC (D) package with 1.27 mm pitch, 10.4 mm × 7.4 mm body size, and 2.00 mm max height per JEDEC MS-012. Pin 1 index is located at top-left corner (quadrant Q1 in tape-and-reel orientation).

Pin/Terminal	Circuit Role	Design Meaning
1A, 2A	Trailing-edge trigger input	Monostable triggers on falling edge; immune to noise-induced false triggers during rise time.
1B, 2B	Leading-edge trigger input	Monostable triggers on rising edge; enables edge-selective event capture.
1R, 2R	Active-low reset input	Drives Q low and Q̅ high immediately when pulled low - no edge dependency required.
1Q, 2Q	Inverting output	Complementary buffered output; sinks/sours ±25 mA - interfaces directly with logic or LED drivers.
1Q̅, 2Q̅	Non-inverting output	Buffered true output; matches Q timing within ±2% - eliminates need for external inverters.
1CX, 2CX	Timing capacitor connection	Connects external capacitor (min 0 pF) to set pulse width; decoupling improves stability.
1RXCX, 2RXCX	Timing resistor connection	Connects external resistor (min 5 kΩ) - sets timing slope with CX; high-impedance node minimizes loading.
V_CC, GND	Power supply terminals	Single-supply operation; requires local 0.1 µF ceramic bypass at V_CC pin for noise suppression.

Key Features

Feature	Design Value
Dual independent monostables	Enables two synchronized or isolated timing functions in one IC - reduces board space vs discrete 555 solutions.
Retriggerable operation	Extends active output pulse on successive A/B edges - ideal for missing-pulse detection and variable-duty-cycle generation.
Separate A/B edge select	Eliminates need for external edge-detection logic - simplifies interface to encoders, sensors, or clock dividers.
Overriding active-low reset	Guarantees deterministic pulse termination regardless of trigger state - critical for fail-safe system control.
Wide V_CC range (2–6 V)	Operates across Li-ion battery, 3.3V, and 5V domains without voltage translation - lowers BOM count.

Applications

Encoder Debounce	Pulse Width Modulation Generator
Use Scenario: Mechanical rotary encoder outputs produce contact bounce causing multiple false counts during rotation. IC Role / Device Role / Timing Role: CD74HC423M96 acts as a hardware-based debouncer, using one monostable per channel to suppress transients with a fixed 10–20 ms pulse width. Use Value: Eliminates software polling or FPGA logic overhead; guarantees single clean edge per mechanical transition across full temperature range.	Use Scenario: Industrial motor controller requires analog-compatible PWM signal with adjustable duty cycle and stable frequency. IC Role / Device Role / Timing Role: CD74HC423M96 generates precise, retriggerable pulses whose width is modulated by an analog-controlled current source charging C_X. Use Value: Achieves <±2% pulse-width match between channels - enables balanced dual-output PWM for H-bridge commutation without calibration.
Event Synchronization	Safety Interlock Timer
Use Scenario: Sensors in a factory automation line generate asynchronous start/stop signals requiring alignment to a master clock domain. IC Role / Device Role / Timing Role: CD74HC423M96 captures unsynchronized events via A/B inputs and outputs aligned pulses referenced to system clock edge. Use Value: Provides deterministic setup/hold timing (t_H = 15 ns max) for downstream flip-flops - prevents metastability in safety-critical PLC I/O modules.	Use Scenario: Emergency stop circuit must guarantee shutdown within 100 ms of activation, even if primary controller fails. IC Role / Device Role / Timing Role: CD74HC423M96 serves as a hardwired timeout generator: E-stop input triggers monostable, and reset input is tied to watchdog signal. Use Value: Active-low reset allows immediate pulse termination upon watchdog failure - meets SIL-2 functional safety timing requirements without microcontroller involvement.

Encoder Debounce

Pulse Width Modulation Generator

Use Scenario: Mechanical rotary encoder outputs produce contact bounce causing multiple false counts during rotation.

IC Role / Device Role / Timing Role: CD74HC423M96 acts as a hardware-based debouncer, using one monostable per channel to suppress transients with a fixed 10–20 ms pulse width.

Use Value: Eliminates software polling or FPGA logic overhead; guarantees single clean edge per mechanical transition across full temperature range.

Use Scenario: Industrial motor controller requires analog-compatible PWM signal with adjustable duty cycle and stable frequency.

IC Role / Device Role / Timing Role: CD74HC423M96 generates precise, retriggerable pulses whose width is modulated by an analog-controlled current source charging C_X.

Use Value: Achieves <±2% pulse-width match between channels - enables balanced dual-output PWM for H-bridge commutation without calibration.

Event Synchronization

Safety Interlock Timer

Use Scenario: Sensors in a factory automation line generate asynchronous start/stop signals requiring alignment to a master clock domain.

IC Role / Device Role / Timing Role: CD74HC423M96 captures unsynchronized events via A/B inputs and outputs aligned pulses referenced to system clock edge.

Use Value: Provides deterministic setup/hold timing (t_H = 15 ns max) for downstream flip-flops - prevents metastability in safety-critical PLC I/O modules.

Use Scenario: Emergency stop circuit must guarantee shutdown within 100 ms of activation, even if primary controller fails.

IC Role / Device Role / Timing Role: CD74HC423M96 serves as a hardwired timeout generator: E-stop input triggers monostable, and reset input is tied to watchdog signal.

Use Value: Active-low reset allows immediate pulse termination upon watchdog failure - meets SIL-2 functional safety timing requirements without microcontroller involvement.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual monostable multivibrator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD74HC123M96	Supports negative-to-positive reset pulse triggering; otherwise identical pinout, timing, and electrical specs.	Preferred where reset signal originates from open-collector/drain sources requiring edge-sensitive reset assertion.	Select CD74HC123M96 only if reset edge sensitivity is explicitly required; CD74HC423M96 offers simpler reset logic.
SN74LV123ADR	Lower V_CC range (2–5.5 V); higher speed (t_PLH = 4.5 ns typ at 3.3 V); no Schmitt inputs on A/B.	Better suited for high-speed 3.3V systems but lacks noise immunity on trigger inputs - requires external filtering.	Choose SN74LV123ADR for 3.3V-only, low-latency designs with clean signal paths; retain CD74HC423M96 for noisy industrial environments.

Compared with CD74HC123M96 and SN74LV123ADR, the CD74HC423M96 uniquely balances industrial temperature resilience, Schmitt-trigger robustness, and simplified reset control - making it optimal for legacy 5V systems and harsh-environment timing where deterministic pulse termination is prioritized over edge-triggered reset flexibility.

Availability

CD74HC423M96 is available at Aetrix Electronics and suitable for industrial control panels, aerospace avionics subsystems, and automotive engine management modules requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for CD74HC423M96 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.

The CD74HC423M96 belongs to TI's legacy HC logic family, engineered for high-noise-immunity, wide-voltage-operation timing functions in mission-critical systems where reliability across extreme temperatures is non-negotiable.

FAQ

What is the minimum external timing capacitor value supported by the CD74HC423M96?

The CD74HC423M96 supports a minimum external timing capacitor (C_X) of 0 pF, enabling ultra-short pulse widths down to tens of nanoseconds when paired with the minimum 5 kΩ external resistor. This capability is confirmed in the Absolute Maximum Ratings and Timing section of the official datasheet (SCHS142F), where C_X = 0 pF is explicitly permitted for retrigger time measurement and minimal-width operation. The CD74HC423M96 achieves this via internal charge-pump compensation that maintains timing accuracy even at near-zero capacitance.

How does the CD74HC423M96 differ from the CD74HC123M96 in reset functionality?

The CD74HC423M96 differs from the CD74HC123M96 in that it does not support negative-to-positive edge triggering on the reset (R) input. While both parts share identical pinout, supply range, and temperature rating, the CD74HC123M96 can be triggered by a rising edge on R to initiate a new output pulse - a feature absent in the CD74HC423M96. The CD74HC423M96 reset is strictly level-sensitive (active-low), meaning only sustained low voltage on R terminates the output pulse. This distinction is documented in the Functional Description section of SCHS142F.

Can the CD74HC423M96 operate reliably at 2.0 V supply voltage?

Yes, the CD74HC423M96 is fully specified to operate at 2.0 V supply voltage across its full temperature range (–55°C to +125°C). At V_CC = 2.0 V, the datasheet guarantees VIH ≥ 1.5 V, VIL ≤ 0.5 V, and propagation delays up to 450 ns (A/B/R → Q), confirming functional correctness and timing predictability. This makes the CD74HC423M96 suitable for battery-powered equipment with brown-out conditions or multi-voltage domain interfaces where 2.0 V logic compatibility is essential.

What is the maximum fanout capability of the CD74HC423M96 outputs?

The CD74HC423M96 outputs support up to 10 LSTTL loads over the full operating temperature range (–55°C to +125°C), as specified in the "Features" section and DC Electrical Specifications table of SCHS142F. This fanout rating assumes standard LSTTL input characteristics (I_IL = –0.4 mA, I_IH = 0.02 mA) and is validated at V_CC = 2V, 4.5V, and 6V. The buffered Q/Q̅ outputs deliver ±25 mA sink/source current, ensuring signal integrity even when driving multiple legacy TTL devices without external buffers.

Does the CD74HC423M96 require external pull-up or pull-down resistors on unused inputs?

Yes, the CD74HC423M96 requires all unused inputs - including A, B, and R on either monostable - to be terminated either high or low. This requirement is explicitly stated in the datasheet's Description section: "If either Mono is not used each input on the unused device (A, B, and R) must be terminated high or low." Leaving inputs floating risks undefined output states, increased supply current, and potential oscillation due to CMOS input sensitivity. A 10 kΩ pull-up to V_CC or pull-down to GND is recommended for unused channels.

CD74HC423M96 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74HC

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Monostable

Independent Circuits:: 2

Schmitt Trigger Input:: No

Propagation Delay:: 25 ns

Current - Output High, Low:: 5.2mA, 5.2mA

Voltage - Supply:: 2 V ~ 6 V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

CD74HC423M96 FAQ

1.How can I place an order for CD74HC423M96 through Aetrix?

Please submit a Request for Quotation (RFQ) for CD74HC423M96 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD74HC423M96 reliable?

The price and inventory of CD74HC423M96 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC423M96 is usually 5 days.

3.What payment methods are accepted for CD74HC423M96?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC423M96 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD74HC423M96?

CD74HC423M96 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD74HC423M96 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD74HC423M96?

For technical support, including CD74HC423M96 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC423M96 requirements.

6.How does Aetrix verify that CD74HC423M96 is sourced from the original manufacturer or authorized distributors?

All CD74HC423M96 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC423M96 meets industry standards.

7.What is the process for return or replacement of CD74HC423M96?

All CD74HC423M96 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC423M96, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD74HC423M96 part is unused and in its original packaging.

Return procedure for CD74HC423M96:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…