Texas Instruments CD74HC4538MT
- Part No.:
- CD74HC4538MT
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HC4538MT.pdf
- Description:
- IC MULTIVIBRATOR 21NS 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,755
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC4538MT from Texas Instruments is a dual retriggerable/resettable monostable multivibrator IC used for precision timing in digital systems. It delivers independent trigger/reset propagation delays (e.g., 50 ns at VCC = 4.5 V), supports leading- and trailing-edge triggering on separate A/B inputs, provides buffered Q/Q outputs, and operates across -55°C to +125°C with 2V–6V supply. It enables adjustable pulse widths via external RX/CX networks in industrial control sequencers and pulse-width modulation circuits.
For engineers reviewing the CD74HC4538MT datasheet, CD74HC4538MT pinout, CD74HC4538MT application, or CD74HC4538MT equivalent, key selection criteria include retriggerable timing behavior, Schmitt-trigger input hysteresis (30% noise immunity), SOIC-16 package thermal resistance (73°C/W), and compatibility with HC logic families requiring low-power CMOS-level interfacing.
Technical Context
The CD74HC4538MT implements two independent monostable circuits, each with separate A (leading-edge) and B (trailing-edge) trigger inputs, dedicated R reset terminals, and dual buffered Q/Q outputs. Timing is set externally via RX (≥5 kΩ) and CX (≥0 pF), with pulse width τ ≈ 0.7·RX·CX - propagation delays from A/B or R to Q/Q are independent of RX/CX values.
Each section features Schmitt-trigger inputs for noise immunity, fanout capability of 10 LSTTL loads, and balanced transition times. The device enters power-up reset state and requires proper termination of unused A/B/R pins: A tied to GND, B to VCC, and R to GND when inactive.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | High-speed CMOS (HC), compatible with 2V–6V supply - enables direct interface with mixed-voltage systems without level shifters. |
| Operating Temperature | -55°C to +125°C - qualified for extended industrial and military-grade environments without derating. |
| Propagation Delay | 50 ns max (A/B→Q, VCC = 4.5 V, CL = 50 pF) - ensures precise timing alignment in high-speed digital control loops. |
| Output Pulse Width Range | Calculated as τ ≈ 0.7·RX·CX; RX ≥ 5 kΩ, CX ≥ 0 pF - supports sub-millisecond to multi-second timing with standard passive components. |
| Input Hysteresis | NIL = NIH = 30% of VCC at VCC = 5 V - rejects noise spikes up to ±1.5 V on trigger inputs in electrically noisy PLC or motor drive applications. |
| Quiescent Current | 160 µA max (−55°C to +125°C) - enables battery-backed timing functions with minimal standby power draw. |
| Package Thermal Resistance | θJA = 73°C/W (SOIC-16) - defines maximum power dissipation limit under natural convection for thermal design margining. |
Pinout & Package
CD74HC4538MT is housed in a 16-pin SOIC (Small Outline Integrated Circuit) package with 1.27 mm pitch, 10.4 mm × 7.4 mm body size, and 2.00 mm max height per TI SOP drawing NS0016A.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | 1CX, 2CX | Timing capacitor connection for Monostable 1 and 2 - sets output pulse width with associated RX pin. |
| 2, 14 | 1RXCX, 2RXCX | Combined timing resistor/capacitor node - internal discharge path enables retriggerable operation independent of CX value. |
| 3, 13 | 1R, 2R | Asynchronous reset input - active-low, resets Q to low and Q to high regardless of trigger state. |
| 4, 12 | 1A, 2A | Leading-edge trigger input - rising edge initiates monostable output pulse; unused A must be tied to GND. |
| 5, 11 | 1B, 2B | Trailing-edge trigger input - falling edge initiates pulse; unused B must be tied to VCC. |
| 6, 10 | 1Q, 2Q | True output - goes high for duration τ after valid trigger; buffered for driving 10 LSTTL loads. |
| 7, 9 | 1Q, 2Q | Inverted output - complements Q state; provides simultaneous true/inverted timing signals for differential logic or clock enable paths. |
| 8 | GND | Ground reference - all internal logic and timing references referenced to this pin; requires low-impedance PCB plane. |
| 16 | VCC | Positive supply - powers both monostables; decoupling capacitor (0.1 µF) required within 10 mm of pin for stable switching. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable/Resettable Operation | Enables dynamic pulse extension during ongoing events - e.g., extending watchdog timeout while system remains active. |
| Independent Trigger/Reset Delays | Eliminates timing uncertainty caused by RC component tolerances - critical for deterministic response in safety-critical latching circuits. |
| Schmitt-Trigger Inputs on A/B | Provides noise-immune edge detection in high-EMI environments like motor drives or relay control panels without external filtering. |
| Dual Buffered Q/Q Outputs | Delivers complementary timing signals with matched propagation delay - simplifies synchronous enable/disable of paired subsystems. |
| Wide Supply Range (2V–6V) | Supports direct integration into 3.3 V microcontroller systems or legacy 5 V logic without voltage translation circuitry. |
Applications
| Pulse Width Modulation Generator | Industrial Watchdog Timer |
|---|---|
|
Use Scenario: Generating variable-duty-cycle pulses for analog dimming of LED arrays or DC motor speed control using microcontroller GPIO. IC Role / Device Role / Timing Role: Monostable section acts as programmable one-shot pulse extender - triggered by MCU PWM edge to define ON-time width via RX/CX. Use Value: Achieves precise, jitter-free pulse widths (e.g., 0.6–0.8 ms with RX=10kΩ, CX=0.1µF) without MCU timer resource consumption. |
Use Scenario: Monitoring microcontroller activity in programmable logic controllers (PLCs) where failure to refresh a watchdog signal indicates firmware hang. IC Role / Device Role / Timing Role: Retriggerable monostable holds reset line low until next valid trigger; timeout occurs only after missing consecutive pulses. Use Value: Guarantees system reset within 0.8 ms (max) if MCU stops toggling - meets IEC 61508 SIL-2 response time requirements. |
| Edge-Selective Signal Conditioning | Power Sequencing Controller |
|
Use Scenario: Converting noisy, slow-rising sensor signals (e.g., thermistor-based overtemperature alerts) into clean, fast-rising logic pulses. IC Role / Device Role / Timing Role: Schmitt-trigger A/B inputs reject noise; trailing-edge B input captures falling thresholds reliably. Use Value: Eliminates false triggers from EMI-induced glitches - validated at 30% noise margin per VCC, enabling robust field deployment. |
Use Scenario: Enforcing strict power-up/down sequencing between FPGA core voltage (1.0 V) and I/O bank voltage (3.3 V) in telecom baseband modules. IC Role / Device Role / Timing Role: Dual monostables generate staggered enable pulses - first section triggers second after fixed τ delay set by RX/CX. Use Value: Ensures 100+ µs minimum delay between rail activations - prevents latch-up and meets Xilinx/Intel FPGA power sequencing specs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC4538M96 | Same die, identical electrical specs, but supplied in 2500-unit tape-and-reel (SOIC-16, MSL Level-1); CD74HC4538MT is obsolete small-reel variant (250 units). | Designed for high-volume automated assembly; not suitable for low-quantity prototyping or repair due to reel size and packaging. | Select CD74HC4538M96 for production runs; CD74HC4538MT is unavailable for new designs. |
| SN74LV4538A | Lower-voltage LV family (1.65V–5.5V), 16 ns typical propagation delay (vs. 50 ns HC), higher drive strength (±12 mA), no Schmitt inputs. | Better suited for 1.8 V/3.3 V systems requiring faster timing; lacks noise immunity for industrial sensor interfaces. | Choose SN74LV4538A when speed and low-voltage operation outweigh noise rejection needs; verify input threshold compatibility. |
Compared with CD74HC4538MT, CD74HC4538M96 offers identical functionality with scalable packaging for volume manufacturing, while SN74LV4538A trades Schmitt-trigger robustness for lower-voltage operation and faster propagation - making it appropriate for modern low-power digital systems but unsuitable for high-noise legacy environments.
Availability
CD74HC4538MT is available at Aetrix Electronics and suitable for industrial control sequencers, PLC watchdog timers, edge-selective sensor interfaces, and power sequencing controllers requiring stable component supply across extended temperature ranges.
Supply support for CD74HC4538MT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 50 years of innovation in high-reliability timing and interface ICs.
The CD74HC4538MT belongs to TI's HC-series high-speed CMOS logic family, designed specifically for precision timing applications demanding wide temperature operation, low power, and noise-immune triggering in industrial and defense systems.
FAQ
What is the recommended external timing capacitor range for CD74HC4538MT?
The CD74HC4538MT supports CX ≥ 0 pF, with practical lower limit defined by leakage and board parasitics. For reliable operation, TI recommends CX ≥ 100 pF when RX ≤ 1 MΩ. At CX = 0.1 µF and RX = 10 kΩ, measured pulse width is 0.63–0.81 ms across -55°C to +125°C. Larger CX values extend timing but increase susceptibility to leakage-induced drift.
Can CD74HC4538MT operate with a 3.3 V supply?
Yes, CD74HC4538MT operates across 2V–6V, including 3.3 V nominal supplies. At VCC = 3.3 V, VIH = 2.31 V (min), VIL = 0.99 V (max), and propagation delay increases to ~75 ns (max) versus 50 ns at 4.5 V. All timing parameters remain fully specified and guaranteed over temperature.
How should unused trigger inputs be terminated on CD74HC4538MT?
Unused A inputs must be tied to GND; unused B inputs must be tied to VCC. Leaving them floating violates the absolute maximum rating for input current and may cause erratic triggering or increased ICC. Unused R inputs must also be tied to GND to prevent unintended reset assertion.
Is CD74HC4538MT pin-compatible with CD74HCT4538MT?
No - CD74HC4538MT and CD74HCT4538MT share identical pinout and package (SOIC-16), but differ in input logic thresholds and supply range. HC types accept 2V–6V with CMOS-compatible inputs; HCT types require 4.5V–5.5V and feature TTL-compatible inputs (VIH = 2.0 V min). Interchange requires verification of system VCC and input driver compatibility.
Does CD74HC4538MT support non-retriggerable mode?
Yes, CD74HC4538MT can be configured for non-retriggerable operation: connect Q to B when using A (leading-edge) triggering, or connect Q to A when using B (trailing-edge) triggering. This feedback forces the monostable to ignore subsequent triggers until the initial pulse completes - verified in Figure 5 of the datasheet.
CD74HC4538MT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 21 ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2 V ~ 6 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HC4538MT FAQ
1.How can I place an order for CD74HC4538MT through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC4538MT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC4538MT reliable?
The price and inventory of CD74HC4538MT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC4538MT is usually 5 days.
3.What payment methods are accepted for CD74HC4538MT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC4538MT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC4538MT?
CD74HC4538MT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC4538MT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC4538MT?
For technical support, including CD74HC4538MT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC4538MT requirements.
6.How does Aetrix verify that CD74HC4538MT is sourced from the original manufacturer or authorized distributors?
All CD74HC4538MT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC4538MT meets industry standards.
7.What is the process for return or replacement of CD74HC4538MT?
All CD74HC4538MT units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC4538MT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC4538MT part is unused and in its original packaging.
Return procedure for CD74HC4538MT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC4538MT Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
