Texas Instruments CD74HC652EN
- Part No.:
- CD74HC652EN
- Manufacturer:
- Texas Instruments
- Package:
- 24-DIP (0.300", 7.62mm)
- Datasheet:
-
CD74HC652EN.pdf
- Description:
- IC TXRX NON-INVERT 6V 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,373
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC652EN from Texas Instruments is a high-speed CMOS octal-bus transceiver/register with non-inverting three-state outputs, independent A/B bus registers, and real-time/stored data selection. It operates from 2V to 6V, delivers 12ns typical propagation delay at 5V/15pF, and supports -55°C to +125°C industrial/military temperature range for bidirectional data routing in bus-hold or registered transfer applications.
For engineers reviewing the CD74HC652EN datasheet, CD74HC652EN pinout, CD74HC652EN application, or CD74HC652EN equivalent, key selection criteria include its dual-clock edge-triggered D-type flip-flops, simultaneous OEAB/OEBA control for bus isolation, SAB/SBA-selectable real-time vs. stored data paths, and PDIP-24 package compatibility with legacy LSTTL systems requiring low-power CMOS timing integrity.
Technical Context
The CD74HC652EN integrates two independent octal D-type flip-flop banks (A and B), dual clock inputs (CAB, CBA), and dual select controls (SAB, SBA) to enable four distinct bus management modes: real-time bidirectional transfer, stored-data bidirectional transfer, A-to-B register load with B hold, and B-to-A register load with A hold. Its logic eliminates multiplexer decoding glitches during mode transitions via synchronous select control.
All I/O pins support three-state output control via OEAB (A→B enable) and OEBA (B→A enable), while input leakage remains ≤±1µA over full temperature range. The device uses silicon-gate CMOS technology to achieve LSTTL-compatible speed (up to 60MHz at 5V/15pF) with CMOS power efficiency (ICC ≤160µA max at 125°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2V to 6V - Enables direct replacement of 5V LSTTL without level-shifting in mixed-voltage systems. |
| Propagation Delay (CL=15pF) | 12ns typical at VCC=5V - Guarantees sub-15ns timing margin for 50MHz synchronous bus operation. |
| Operating Temperature | -55°C to +125°C - Qualified for aerospace, military, and under-hood automotive environments without derating. |
| Output Drive Capability | Drives 15 LSTTL loads - Supports direct fanout to legacy TTL buses without buffer amplification. |
| Input Noise Immunity | NIL = NIH = 30% of VCC at 5V - Tolerates ≥1.5V noise on inputs, critical for noisy industrial backplanes. |
| Three-State Leakage | ±10µA max at -55°C to +125°C - Ensures reliable high-impedance isolation even at temperature extremes. |
| Maximum Clock Frequency | 60MHz at VCC=5V, CL=15pF - Validates real-time data capture and forwarding in high-throughput control systems. |
Pinout & Package
CD74HC652EN is supplied in a 24-lead plastic dual in-line package (PDIP) with 0.3-inch body width and standard through-hole mounting. Pin 12 is GND; Pin 24 is VCC. Thermal resistance θJA is 67°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CAB) | A-to-B register clock | Low-to-high edge triggers storage of A-bus data into internal D flip-flops for later B-bus output. |
| 2 (SAB) | A-source select | LOW enables real-time A→B transfer; HIGH enables stored A→B transfer - eliminates glitch during mode switching. |
| 3 (OEAB) | A-to-B output enable | LOW activates A→B three-state drivers; HIGH places B-bus outputs in high-impedance state. |
| 4–11 (A0–A7) | A-bus data I/O | Bidirectional interface pins - drive or receive data depending on OEAB/SAB state and clock edges. |
| 12 (GND) | Ground reference | Primary return path for all internal logic and I/O current; must be low-inductance connection. |
| 13–20 (B0–B7) | B-bus data I/O | Bidirectional interface pins - functionally symmetric to A0–A7 with independent control logic. |
| 21 (CBA) | B-to-A register clock | Low-to-high edge stores B-bus data into internal D flip-flops for later A-bus output. |
| 22 (SBA) | B-source select | LOW enables real-time B→A transfer; HIGH enables stored B→A transfer - synchronized with SAB. |
| 23 (OEBA) | B-to-A output enable | LOW activates B→A three-state drivers; HIGH places A-bus outputs in high-impedance state. |
| 24 (VCC) | Power supply | 2V–6V CMOS supply rail; decoupling capacitor required within 1cm of pin for stable switching. |
Key Features
| Feature | Design Value |
|---|---|
| Independent A/B register banks | Enables concurrent storage and forwarding of data from both buses without contention or arbitration logic. |
| Synchronous select control (SAB/SBA) | Eliminates metastability and decoding glitches during real-time ↔ stored data mode transitions. |
| Simultaneous OEAB/OEBA assertion | Permits bus-hold functionality: each bus reinforces its own state when all other sources are high-Z. |
| 15 LSTTL load drive capability | Directly interfaces with legacy TTL subsystems without external buffers, reducing BOM count and layout area. |
| Wide 2V–6V supply range | Supports battery-backed, multi-rail, and legacy 5V systems while maintaining consistent timing and noise margins. |
Applications
| Industrial PLC Backplane Interface | Military Avionics Data Bus |
|---|---|
Use Scenario: Bidirectional communication between CPU module and I/O expansion cards across a ruggedized 24-pin backplane. IC Role / Device Role / Timing Role: Octal-bus transceiver/register managing time-critical sensor data ingress and actuator command egress with deterministic latency. Use Value: Real-time A↔B transfer ensures sub-15ns response to emergency stop signals; stored-data mode captures diagnostic snapshots during fault events. | Use Scenario: Interfacing mission computer with radar signal processor and inertial measurement unit in airborne electronic warfare suite. IC Role / Device Role / Timing Role: Registered bus isolator synchronizing asynchronous subsystem clocks while preventing ground-loop noise coupling. Use Value: -55°C to +125°C rating guarantees operation in unpressurized avionics bays; 30% noise immunity rejects EMI from RF jammers. |
| Automotive Engine Control Unit | Test Equipment Digital Pattern Generator |
Use Scenario: Routing CAN controller status bits and analog-to-digital converter results between microcontroller and EEPROM/flash memory subsystems. IC Role / Device Role / Timing Role: Dual-register transceiver buffering time-sensitive engine timing parameters while isolating memory write cycles. Use Value: Simultaneous OEAB/OEBA activation maintains bus state during flash programming; 60MHz max frequency supports rapid calibration updates. | Use Scenario: Generating precise 8-bit stimulus patterns for IC functional testing with programmable data hold and real-time update capability. IC Role / Device Role / Timing Role: Programmable pattern register feeding test vectors to DUT while capturing response data via reverse bus path. Use Value: Independent CAB/CBA clocks allow overlapping stimulus generation and response capture; PDIP-24 simplifies socket-based fixture design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal-bus transceiver/register applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ACT652N | ACT logic family: 4.5V–5.5V only, 10ns typical delay, higher drive (64mA), lower noise immunity (20% of VCC) | Optimized for 5V-only high-speed digital test equipment; not suitable for wide-temperature or mixed-voltage designs | Select when maximum speed and drive strength outweigh temperature range and voltage flexibility requirements |
| 74LVX652M | LVX family: 2.7V–3.6V only, 15ns typical delay, 24mA drive, 30% noise immunity, smaller SOIC-24 package | Targeted at 3.3V portable/embedded systems; incompatible with 5V or -55°C operation | Choose for space-constrained 3.3V applications where extended temperature is not required |
Compared with SN74ACT652N and 74LVX652M, CD74HC652EN uniquely balances 2V–6V operation, -55°C to +125°C qualification, and 12ns timing - making it the sole option for legacy 5V industrial controllers needing drop-in CMOS upgrades with full environmental compliance.
Availability
CD74HC652EN is available at Aetrix Electronics and suitable for industrial PLC backplanes, military avionics data buses, and automotive engine control units requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD74HC652EN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions for industrial, automotive, and aerospace markets.
The CD74HC652EN belongs to TI's High-Speed CMOS Logic family, designed specifically for robust, low-power bus interfacing in harsh-environment systems where reliability across extreme temperatures and voltage variations is mandatory.
FAQ
What is the maximum operating frequency of CD74HC652EN at 5V supply?
The CD74HC652EN supports a maximum clock frequency of 60MHz when VCC = 5V and load capacitance CL = 15pF, as specified in the switching characteristics table. This value reflects real-time data transfer performance; registered transfer (clocked mode) is limited to 23MHz at the same conditions due to added flip-flop propagation delay. Always verify timing margins against actual board-level CL and signal integrity.
Does CD74HC652EN support true bidirectional data flow without external direction control?
Yes, CD74HC652EN enables true bidirectional data flow using independent OEAB and OEBA controls - OEAB LOW enables A→B transfer while OEBA LOW enables B→A transfer. Both can be active simultaneously for bidirectional real-time exchange, or selectively enabled for unidirectional isolation. No external direction line is needed, unlike basic transceivers.
How does the SAB/SBA pin configuration affect data routing in CD74HC652EN?
In CD74HC652EN, SAB = LOW selects real-time A→B transfer; SAB = HIGH selects stored A→B transfer from internal D flip-flops. Similarly, SBA = LOW enables real-time B→A; SBA = HIGH enables stored B→A. When both are LOW, full bidirectional real-time transfer occurs; when both are HIGH, stored-data bidirectional transfer occurs - all without glitches due to synchronous select logic.
Can CD74HC652EN operate reliably at -55°C ambient temperature?
Yes, CD74HC652EN is fully characterized and guaranteed to operate across -55°C to +125°C, as confirmed in the Absolute Maximum Ratings and Operating Conditions tables. All DC and AC specifications - including VIH/VIL thresholds, propagation delays, and three-state leakage - are validated over this full range, making it suitable for space, defense, and downhole industrial applications.
What is the purpose of simultaneous OEAB and OEBA assertion in CD74HC652EN?
Asserting both OEAB and OEBA LOW in CD74HC652EN configures the device for bus-hold mode: each bus (A and B) reinforces its own signal state. When all other drivers on the bus are high-impedance, this prevents floating lines and maintains last-valid data - critical for power-loss recovery and hot-swap scenarios. This behavior is explicitly documented in the Functional Diagram notes.
CD74HC652EN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 24-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Transceiver, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 8
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 24-PDIP
CD74HC652EN FAQ
1.How can I place an order for CD74HC652EN through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC652EN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC652EN reliable?
The price and inventory of CD74HC652EN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC652EN is usually 5 days.
3.What payment methods are accepted for CD74HC652EN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC652EN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC652EN?
CD74HC652EN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC652EN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC652EN?
For technical support, including CD74HC652EN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC652EN requirements.
6.How does Aetrix verify that CD74HC652EN is sourced from the original manufacturer or authorized distributors?
All CD74HC652EN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC652EN meets industry standards.
7.What is the process for return or replacement of CD74HC652EN?
All CD74HC652EN units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC652EN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC652EN part is unused and in its original packaging.
Return procedure for CD74HC652EN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC652EN Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

