Texas Instruments CD74HCT123M
- Part No.:
- CD74HCT123M
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HCT123M.pdf
- Description:
- IC MULTIVIBRATOR 25NS 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,197
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HCT123M from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, designed for precise pulse generation and timing control in digital systems. It operates from 4.5V to 5.5V, features Schmitt-trigger inputs on both A and B trigger pins, supports output pulse widths from ~40 µs (RX = 10 kΩ, CX = 10 nF), and delivers buffered Q and Q̅ outputs. It is used in edge-triggered delay circuits, debouncing switches, and programmable one-shot timers.
For engineers reviewing the CD74HCT123M datasheet, CD74HCT123M pinout, CD74HCT123M application, or CD74HCT123M equivalent, this page provides verified functional context, validated SOIC-16 package details, confirmed HCT logic compatibility with LSTTL inputs, real-world timing behavior under -55°C to +125°C, and two technically documented alternative parts for design flexibility.
Technical Context
The CD74HCT123M implements two independent monostable multivibrators, each with separate A (trailing-edge) and B (leading-edge) trigger inputs, individual reset (R) terminals, and buffered complementary outputs (Q/Q̅). Its retriggerable architecture allows extension of the output pulse width upon successive valid triggers before timeout.
Timing is externally controlled via resistor RX and capacitor CX, with pulse width calculated as tW = 0.45 × RXCX at VCC = 5 V. The device includes Schmitt-trigger input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V), ensuring noise immunity and consistent triggering regardless of input rise/fall times.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | HCT - TTL-compatible CMOS, enabling direct interface with 5 V LSTTL without level shifters |
| Supply Voltage Range | 4.5 V to 5.5 V - ensures stable operation across industrial-grade 5 V rails with ±5% tolerance |
| Operating Temperature | -55°C to +125°C - qualified for aerospace, automotive, and harsh-environment embedded control |
| Output Pulse Width (typ.) | 45 µs (RX = 10 kΩ, CX = 10 nF) - enables reliable timing in debounce, delay, and strobe applications |
| Propagation Delay (max) | 90 ns (A/B/R → Q, VCC = 4.5 V, -55°C to +125°C) - supports high-speed digital timing with deterministic latency |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - guarantees robust recognition of standard TTL logic levels |
| Package | 16-pin SOIC (D) - surface-mount footprint compatible with automated assembly and IPC-7351 land patterns |
Pinout & Package
CD74HCT123M is housed in a 16-pin Small Outline Integrated Circuit (SOIC) package per JEDEC MS-012, with 1.27 mm pitch, 10.0–10.4 mm body width, and 7.4–8.2 mm length. Thermal resistance θJA = 73°C/W enables operation up to 125°C ambient with moderate power dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Trailing-edge trigger input | Active-low transition (↓) initiates or extends output pulse; Schmitt-triggered for noise rejection |
| 1B, 2B | Leading-edge trigger input | Active-high transition (↑) initiates or extends output pulse; Schmitt-triggered for noise rejection |
| 1R, 2R | Asynchronous reset input | LOW level forces Q = LOW and Q̅ = HIGH, terminating output pulse immediately |
| 1Q, 2Q | True output | Active-HIGH monostable output; buffered for fanout of 10 LSTTL loads over full temperature range |
| 1Q̅, 2Q̅ | Inverted output | Complementary to Q; independently buffered and usable as timing reference or enable signal |
| 1CX, 2CX | External timing capacitor connection | Connects to external capacitor (CX); minimum value = 0 pF; sets pulse width with RX |
| 1RXCX, 2RXCX | External timing resistor connection | Connects to external resistor (RX); minimum value = 5 kΩ; works with CX to define tW |
| VCC (Pin 16) | Positive supply | 4.5–5.5 V DC; decoupling capacitor recommended near pin for switching noise suppression |
| GND (Pin 8) | Ground reference | Return path for all internal logic and output drivers; must be low-impedance for timing stability |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable operation | Enables dynamic pulse extension during active output - critical for variable-duration timing in sensor interfaces |
| Independent A/B edge selection | Allows single device to respond to either rising or falling edges without external inverters - reduces component count |
| Overriding reset (R) | Hardware-level termination of output pulse regardless of current state - essential for fail-safe timing control |
| Schmitt-trigger inputs | Eliminates false triggering from slow or noisy signals - improves reliability in industrial switch/encoder applications |
| Wide temperature range | Validated operation from -55°C to +125°C - supports deployment in engine control units, avionics, and downhole tools |
Applications
| Switch Debouncing | Programmable Delay Generator |
|---|---|
|
Use Scenario: Mechanical pushbutton or rotary encoder outputs generate contact bounce lasting 1–10 ms, causing spurious interrupts in microcontrollers. IC Role / Device Role: CD74HCT123M acts as a hardware-based debouncer, generating a clean, fixed-duration output pulse after first valid edge. Use Value: Eliminates need for software polling or timer-based debouncing; ensures deterministic response within 90 ns propagation delay and 45 µs minimum pulse width. |
Use Scenario: A microcontroller requires precise, adjustable delays (e.g., 10 µs–100 ms) between actuator enable and feedback sampling. IC Role / Device Role: CD74HCT123M serves as an external, analog-programmable delay element using RX/CX components. Use Value: Provides stable, temperature-compensated delay independent of MCU clock jitter or firmware load; supports retriggering for adaptive timing windows. |
| Pulse Width Modulation (PWM) Edge Shaping | Serial Data Strobe Generation |
|
Use Scenario: A legacy parallel bus interface requires narrow, synchronized strobes (e.g., 50–200 ns) to latch data into peripheral registers. IC Role / Device Role: CD74HCT123M generates precise, repeatable strobe pulses triggered by address/data valid signals. Use Value: Delivers sub-100 ns pulse width accuracy and <±2% match between dual channels - ensures simultaneous latching across multi-bit buses. |
Use Scenario: An isolated UART link uses Manchester-encoded serial data where bit transitions must be sampled at exact midpoints. IC Role / Device Role: CD74HCT123M produces a synchronous strobe aligned to incoming data edges via A/B inputs. Use Value: Enables hardware-level sampling synchronization without PLL or clock recovery circuitry - reduces BOM cost and design complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT123DR | Same HCT logic family, identical SOIC-16 package, identical pinout, and matching electrical specs per TI datasheet SN74HCT123 | No functional difference; fully interchangeable in existing designs requiring CD74HCT123M | Select when sourcing from TI's current production line - SN74HCT123DR replaces obsolete CD74HCT123M with identical form, fit, and function |
| MC74HC123ADR2G | HC-family (2–6 V operation), not HCT; lacks native LSTTL input compatibility (VIH = 3.15 V min @ 4.5 V); otherwise pin-identical | Requires VCC ≥ 4.5 V and compatible input drivers; unsuitable for mixed LSTTL/CMOS systems without level translation | Choose only if system uses pure CMOS signaling and wider supply range is needed; verify VIH/VIL margins against driving sources |
Compared with CD74HCT123M, SN74HCT123DR offers identical performance and drop-in replacement assurance, while MC74HC123ADR2G trades LSTTL compatibility for broader voltage operation - making it viable only in fully CMOS-specified environments.
Availability
CD74HCT123M is available at Aetrix Electronics and suitable for industrial control panels, aerospace telemetry modules, and automotive body electronics requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD74HCT123M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability IC design.
The CD74HCT123M belongs to TI's legacy 74HCT logic family, engineered for robust, pin-compatible replacements of bipolar TTL in industrial, military, and space-grade timing applications.
FAQ
What is the minimum external resistor value supported by CD74HCT123M?
The CD74HCT123M specifies a typical minimum external timing resistor (RX) of 5 kΩ. Using lower values may cause excessive current draw, timing inaccuracies, or reduced output drive capability. Always pair RX with CX ≥ 0 pF and verify pulse width using tW = 0.45 × RXCX at VCC = 5 V. For precision timing, select 1% metal-film resistors and NP0/C0G capacitors.
Can CD74HCT123M operate with a 3.3 V supply?
No, CD74HCT123M is specified exclusively for 4.5 V to 5.5 V operation. Its HCT logic family requires VCC ≥ 4.5 V to guarantee correct LSTTL input compatibility (VIH ≥ 2.0 V, VIL ≤ 0.8 V) and output drive strength. For 3.3 V systems, consider HC-family alternatives like CD74HC123M - but note that those lack native TTL input compatibility and require level-shifting if interfacing with 5 V sources.
How does the retriggering behavior of CD74HCT123M differ from non-retriggerable monostables?
Unlike non-retriggerable monostables that ignore subsequent triggers until the initial pulse completes, CD74HCT123M extends its output pulse width upon each valid A or B edge occurring before timeout. This allows dynamic pulse stretching - e.g., holding an enable signal active while a sensor remains asserted. Retriggering requires meeting the minimum retrigger time (trT = 76 ns max at -55°C to +125°C) to avoid metastability.
Is CD74HCT123M pin-compatible with CD74HC123M?
Yes, CD74HCT123M and CD74HC123M share identical SOIC-16 pinouts, terminal functions, and package dimensions. However, they differ electrically: CD74HCT123M accepts LSTTL input levels (VIL ≤ 0.8 V, VIH ≥ 2.0 V) and operates only from 4.5–5.5 V, whereas CD74HC123M supports 2–6 V but requires CMOS-compatible inputs (VIH ≥ 3.15 V at 4.5 V). Interchange requires verifying driver compatibility.
What is the maximum recommended external capacitor value for stable operation of CD74HCT123M?
The CD74HCT123M datasheet does not specify a maximum CX value, but practical limits arise from leakage current, timing accuracy degradation, and propagation delay increase. For stable operation across -55°C to +125°C, TI recommends CX ≤ 100 nF with low-leakage dielectrics (e.g., NP0/C0G or film). Larger values (>1 µF) risk significant pulse width drift due to capacitor ESR and temperature coefficient effects - always validate with actual board-level testing.
CD74HCT123M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 25 ns
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HCT123M FAQ
1.How can I place an order for CD74HCT123M through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HCT123M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HCT123M reliable?
The price and inventory of CD74HCT123M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HCT123M is usually 5 days.
3.What payment methods are accepted for CD74HCT123M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HCT123M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HCT123M?
CD74HCT123M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HCT123M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HCT123M?
For technical support, including CD74HCT123M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HCT123M requirements.
6.How does Aetrix verify that CD74HCT123M is sourced from the original manufacturer or authorized distributors?
All CD74HCT123M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HCT123M meets industry standards.
7.What is the process for return or replacement of CD74HCT123M?
All CD74HCT123M units undergo pre-shipment inspection (PSI). If there is an issue with CD74HCT123M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HCT123M part is unused and in its original packaging.
Return procedure for CD74HCT123M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HCT123M Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

