Texas Instruments CD74HCT123M96
- Part No.:
- CD74HCT123M96
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HCT123M96.pdf
- Description:
- IC MULTIVIBRATOR 25NS 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,864
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HCT123M96 from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, designed for precise pulse generation and timing control in digital systems. It operates from 4.5V to 5.5V, features Schmitt-trigger inputs on both A and B trigger pins, supports trailing-edge (A) and leading-edge (B) triggering, and delivers buffered Q and Q̅ outputs. It is used in debounce circuits, event timing, and programmable delay generation where temperature-stable pulse widths from external RC networks are required.
For engineers reviewing the CD74HCT123M96 datasheet, CD74HCT123M96 pinout, CD74HCT123M96 application, or CD74HCT123M96 equivalent, key selection considerations include its HCT-level LSTTL input compatibility (VIH ≥ 2V, VIL ≤ 0.8V), wide -55°C to +125°C operating range, SOIC-16 package, retriggerable behavior, and reset-override capability for dynamic pulse termination.
Technical Context
The CD74HCT123M96 implements two independent monostable multivibrators, each with separate A (trailing-edge), B (leading-edge), and R (active-low reset) inputs. Pulse width tW = 0.45·RXCX at VCC = 5V, enabling adjustable delays from nanoseconds to milliseconds via external resistor and capacitor. Retriggering extends the output pulse without requiring full timeout.
Its HCT logic family ensures direct compatibility with legacy LSTTL inputs while delivering CMOS power efficiency. The device includes Schmitt-trigger inputs for noise immunity, balanced propagation delays (tPLH/tPHL ≤ 90 ns max at VCC = 4.5V, CL = 50 pF), and fanout of 10 LSTTL loads over full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | HCT - enables direct interface with LSTTL outputs without level shifting |
| Supply Voltage Range | 4.5V to 5.5V - ensures stable operation across standard 5V ±5% rails |
| Operating Temperature | -55°C to +125°C - supports military, automotive, and industrial environments |
| Pulse Width Accuracy | tW = 0.45·RXCX at 5V - provides predictable, externally programmable timing |
| Input Compatibility | VIH ≥ 2.0V, VIL ≤ 0.8V - matches LSTTL logic thresholds for seamless integration |
| Propagation Delay | ≤90 ns (max, A/B/R to Q, VCC = 4.5V, CL = 50 pF) - supports high-speed timing applications |
| Reset Function | Active-low, asynchronous override - terminates output pulse immediately regardless of timing state |
Pinout & Package
CD74HCT123M96 is housed in a 16-pin SOIC (D) package, 7.5 mm × 10.3 mm body size, 1.27 mm pitch, RoHS-compliant NiPdAu/Sn lead finish, MSL Level-1 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Trailing-edge trigger input | Activates monostable on falling edge; Schmitt-triggered for noise rejection |
| 1B, 2B | Leading-edge trigger input | Activates monostable on rising edge; Schmitt-triggered for noise rejection |
| 1R, 2R | Active-low reset input | Asynchronously forces Q low and Q̅ high; overrides ongoing pulse |
| 1Q, 2Q | True output | Buffered, non-inverted output; drives up to 10 LSTTL loads |
| 1Q̅, 2Q̅ | Inverted output | Buffered, inverted output; complements Q for differential timing use |
| 1CX, 2CX | Timing capacitor connection | Connects external capacitor (CX) to set pulse width with RX |
| 1RXCX, 2RXCX | Timing resistor connection | Connects external resistor (RX); minimum 5 kΩ recommended |
| VCC, GND | Power supply terminals | Single 4.5–5.5V supply; decoupling required near VCC pin |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Enables two synchronized or isolated timing functions in one IC, reducing board space vs discrete solutions |
| Retriggerable operation | Allows pulse extension during active output - critical for variable-duration event capture |
| Overriding active-low reset | Guarantees deterministic pulse termination without waiting for timeout - essential for safety-critical timing |
| Schmitt-trigger inputs on A/B | Provides >1V hysteresis at 5V, rejecting noise on slow or noisy trigger signals |
| Edge-selective triggering | Separate A (falling) and B (rising) inputs eliminate need for external inverters in mixed-edge systems |
Applications
| Switch Debounce | Programmable Delay Generator |
|---|---|
Use Scenario: Mechanical switch closure generates multiple contact bounces before settling, causing false logic transitions. IC Role / Device Role / Timing Role: CD74HCT123M96 acts as a hardware-based debouncer: a single bounce triggers the monostable, and subsequent bounces within tW are ignored; output stabilizes only after tW expires. Use Value: Eliminates software polling or FPGA logic overhead; achieves sub-microsecond response with guaranteed 100% bounce suppression for switches rated ≤ 100 kHz. | Use Scenario: A microcontroller requires precise, variable delays between signal assertions (e.g., sensor read cycles, actuator enable sequencing). IC Role / Device Role / Timing Role: CD74HCT123M96 serves as an offloaded, RC-programmable delay element: MCU asserts trigger, and Q goes high after tW = 0.45·RXCX. Use Value: Offloads timing-critical tasks from firmware; avoids timer resource contention; enables µs-to-ms delays with <±5% accuracy over temperature. |
| Pulse Width Modulator (PWM) Edge Shaper | Event Timing & Capture |
Use Scenario: A narrow, jittery input pulse must be converted into a clean, fixed-width output pulse for downstream logic or ADC sampling. IC Role / Device Role / Timing Role: CD74HCT123M96 functions as a pulse stretcher: any valid A/B edge initiates a new tW output, overriding prior pulses. Use Value: Converts irregular pulses into deterministic, noise-immune timing windows; supports reliable synchronization in data acquisition and communication interfaces. | Use Scenario: A system must measure time intervals between asynchronous events (e.g., encoder index pulses, fault detection edges). IC Role / Device Role / Timing Role: CD74HCT123M96 acts as a gated timer: first event triggers monostable; second event sampled during Q high determines interval. Use Value: Enables hardware-based interval measurement without CPU intervention; supports resolution down to 20 ns (min pulse width) with full industrial temperature stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC123M96 | HC logic family: 2V–6V supply, VIH/VIL referenced to VCC; higher input impedance but no LSTTL compatibility | Used where mixed-voltage systems or wider supply range is needed; not drop-in for 5V-only LSTTL-driven designs | Select when interfacing with CMOS or mixed-supply logic; avoid if driving directly from 74LS TTL outputs |
| SN74LVC1G123DBVR | Single-channel, 1.65V–5.5V, SC70-6 package; lower quiescent current but no dual functionality or independent resets | Applicable for space-constrained single-timing needs; lacks dual-channel correlation or reset isolation | Choose for ultra-small footprint and low power in non-dual applications; not suitable for replacing dual-channel functionality |
Compared with CD74HC123M96 and SN74LVC1G123DBVR, the CD74HCT123M96 uniquely combines LSTTL-compatible inputs, dual independent monostables with per-channel resets, and industrial temperature support - making it the only option among the three that guarantees plug-and-play replacement in legacy 5V TTL-logic systems requiring two synchronized timing channels.
Availability
CD74HCT123M96 is available at Aetrix Electronics and suitable for industrial control, aerospace avionics, and test equipment applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HCT123M96 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of heritage in high-reliability logic families.
The CD74HCT123M96 belongs to TI's legacy HCT logic product line, engineered specifically for seamless migration from bipolar TTL systems while delivering CMOS power efficiency and robustness across harsh environments.
FAQ
What is the minimum external resistor value recommended for CD74HCT123M96?
The datasheet specifies a typical minimum external resistance RX of 5 kΩ for CD74HCT123M96. Using values below this may cause timing inaccuracies or increased sensitivity to leakage currents. For stable operation across -55°C to +125°C, TI recommends RX ≥ 10 kΩ with standard 1% metal-film resistors. This ensures consistent tW = 0.45·RXCX performance and avoids excessive current draw through the RXCX pin.
Can CD74HCT123M96 operate with a 3.3V supply?
No, CD74HCT123M96 is not rated for 3.3V operation. Its HCT family specification mandates a supply voltage range of 4.5V to 5.5V. At 3.3V, input thresholds (VIH ≥ 2.0V, VIL ≤ 0.8V) become unmet, resulting in unreliable logic recognition and potential metastability. For 3.3V systems, consider the pin-compatible CD74HC123M96 or SN74LVC1G123DBVR instead.
How does the retriggering behavior of CD74HCT123M96 differ from non-retriggerable monostables?
Unlike non-retriggerable monostables that ignore subsequent triggers until the initial pulse completes, CD74HCT123M96 extends the current output pulse width upon each valid A or B edge received during an active output. This allows dynamic pulse stretching - for example, holding Q high as long as periodic triggers arrive within the retrigger window (trT ≈ 76 ns min at VCC = 4.5V). This behavior is intrinsic to the '123 series and explicitly enabled by its internal architecture.
Is the CD74HCT123M96 pinout compatible with CD74HC423M96?
No, CD74HCT123M96 and CD74HC423M96 share identical pinouts and package footprints (SOIC-16), but they differ functionally: the '123 supports retriggering and reset-override, while the '423 is non-retriggerable and lacks reset override. Though physically interchangeable, substituting one for the other will alter timing behavior - e.g., a '423 will ignore mid-pulse triggers and cannot be terminated early by R. Always verify functional requirements before interchange.
What is the maximum recommended external capacitance for CD74HCT123M96?
The datasheet does not specify an absolute maximum CX, but practical limits arise from leakage, parasitic resistance, and timing accuracy. For stable operation across -55°C to +125°C, TI recommends CX ≤ 10 µF using X7R or C0G dielectrics. Larger values increase sensitivity to dielectric absorption and leakage-induced timing drift. At CX = 10 nF and RX = 100 kΩ, CD74HCT123M96 achieves tW ≈ 450 µs with ±2% match between channels - a verified design point in the datasheet.
CD74HCT123M96 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 25 ns
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HCT123M96 FAQ
1.How can I place an order for CD74HCT123M96 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HCT123M96 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HCT123M96 reliable?
The price and inventory of CD74HCT123M96 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HCT123M96 is usually 5 days.
3.What payment methods are accepted for CD74HCT123M96?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HCT123M96 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HCT123M96?
CD74HCT123M96 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HCT123M96 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HCT123M96?
For technical support, including CD74HCT123M96 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HCT123M96 requirements.
6.How does Aetrix verify that CD74HCT123M96 is sourced from the original manufacturer or authorized distributors?
All CD74HCT123M96 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HCT123M96 meets industry standards.
7.What is the process for return or replacement of CD74HCT123M96?
All CD74HCT123M96 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HCT123M96, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HCT123M96 part is unused and in its original packaging.
Return procedure for CD74HCT123M96:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HCT123M96 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
