Texas Instruments CD74HCT123ME4
- Part No.:
- CD74HCT123ME4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HCT123ME4.pdf
- Description:
- MONOSTABLE MULTIVIBRATOR, HCT SE
- Quantity:
- Payment:

- Shipping:

Inventory:1,385
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HCT123ME4 from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, Schmitt-trigger inputs on both A and B trigger lines, buffered Q and Q̅ outputs, and external RC timing control (tW = 0.45·RXCX at VCC = 5 V). It operates from 4.5 V to 5.5 V, supports LSTTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V), and delivers precise pulse widths across –55 °C to +125 °C for industrial timing control applications.
For engineers reviewing the CD74HCT123ME4 datasheet, CD74HCT123ME4 pinout, CD74HCT123ME4 application, or CD74HCT123ME4 equivalent, key selection criteria include its dual-monostable architecture with edge-selective triggering (A = trailing-edge, B = leading-edge), overriding reset functionality, wide temperature range, HCT-level noise immunity, and compatibility with legacy TTL logic systems requiring stable, retriggerable one-shot behavior without external microcontroller intervention.
Technical Context
The CD74HCT123ME4 implements two independent monostable circuits, each with separate A (trailing-edge), B (leading-edge), and R (active-low reset) inputs. Triggering is enabled by Schmitt-trigger inputs that reject noise and ensure clean edge detection regardless of input rise/fall time. Pulse width is externally set via RX and CX, with minimum RX = 5 kΩ and CX = 0 pF, enabling output pulse widths from nanoseconds to milliseconds.
Each monostable is fully retriggerable: a new trigger during an active output pulse extends tW, while a LOW on R terminates the pulse immediately. The device uses CMOS circuitry with TTL-compatible input thresholds and provides buffered complementary outputs (Q and Q̅) with fanout of 10 LSTTL loads over full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - Ensures direct drop-in replacement in 5 V TTL systems without level-shifting. |
| Input Compatibility | VIL ≤ 0.8 V (max), VIH ≥ 2.0 V (min) - Guarantees reliable recognition of standard LSTTL output levels. |
| Operating Temperature | –55 °C to +125 °C - Supports deployment in harsh industrial, automotive under-hood, and military environments. |
| Pulse Width Accuracy | tW = 0.45·RXCX at VCC = 5 V - Enables predictable, RC-tuned timing with ±2% match between internal monostables. |
| Propagation Delay | 60 ns (typ) A/B/R → Q at VCC = 5 V, CL = 50 pF - Delivers fast response for real-time pulse shaping and delay generation. |
| Reset Response | tPHL/tPLH ≤ 65 ns (max) R → Q/Q̅ - Allows sub-100 ns pulse termination for critical fault-handling or synchronization. |
| Output Drive | ±25 mA per output - Sufficient to directly drive LEDs, small relays, or subsequent logic stages without buffering. |
Pinout & Package
CD74HCT123ME4 is housed in a 16-pin SOIC (D) package (5.3 mm × 10.2 mm, 1.75 mm height), RoHS-compliant with NiPdAu lead finish and moisture sensitivity level 1 (unlimited floor life at ≤30 °C/60% RH).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 13, 14, 15, 16 | Signal I/O (1A, 1B, 1R, 1Q, 1Q̅, 2A, 2B, 2R, 2Q, 2Q̅) | Independent trigger/reset/output pins for two monostables; A inputs respond to falling edges, B to rising edges. |
| 7 | GND | Power return reference for both monostables and timing network. |
| 8 | 2CX | External capacitor connection for second monostable timing network. |
| 9 | 2RXCX | Shared node for second monostable's external resistor and capacitor (RX connects here, CX to Pin 8). |
| 10 | VCC | Positive supply rail (4.5–5.5 V); decoupling capacitor required near this pin. |
| 11 | 1CX | External capacitor connection for first monostable timing network. |
| 12 | 1RXCX | Shared node for first monostable's external resistor and capacitor (RX connects here, CX to Pin 11). |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable operation | Enables dynamic pulse extension during active output-critical for variable-width gate generation in motor control or burst-mode signaling. |
| Separate A/B edge-selective inputs | Eliminates need for external inverters or edge-detection logic when synchronizing to either rising or falling transitions of the same signal. |
| Overriding active-low reset | Provides deterministic, sub-100 ns pulse cancellation-essential for safety interlocks, watchdog timeout recovery, or emergency shutdown paths. |
| Schmitt-trigger inputs | Rejects noise on slow-rising or noisy trigger sources (e.g., mechanical switches, sensor outputs), ensuring single, glitch-free triggering. |
| Wide temperature range support | Validated operation from –55 °C to +125 °C enables use in extended-temperature industrial PLCs, avionics, and downhole instrumentation. |
Applications
| Industrial Motor Control | Automotive Powertrain Timing |
|---|---|
Use Scenario: Generating precise, adjustable enable pulses for gate drivers in BLDC motor commutation sequences. IC Role / Device Role / Timing Role: Dual monostable provides synchronized, retriggerable dead-time control and phase-shifted gate signals. Use Value: Eliminates microcontroller timing overhead and ensures deterministic pulse width matching (<±2%) between phases under thermal stress. | Use Scenario: Converting crankshaft position sensor edges into calibrated ignition timing windows in engine control units. IC Role / Device Role / Timing Role: Converts irregular analog sensor zero-crossings into clean, jitter-free digital timing windows using Schmitt-trigger inputs. Use Value: Maintains accurate spark timing across –40 °C to +125 °C ambient without software calibration or compensation. |
| Test Equipment Pulse Shaping | Legacy System Interface Logic |
Use Scenario: Extending narrow trigger pulses from logic analyzers or oscilloscopes to meet minimum width requirements of DUT stimulus inputs. IC Role / Device Role / Timing Role: One-shot stretches short logic pulses while preserving edge alignment and rejecting noise-induced false triggers. Use Value: Provides hardware-based pulse stretching with <60 ns propagation delay and no firmware dependency or latency variation. | Use Scenario: Interfacing modern microcontrollers with legacy TTL peripherals requiring fixed-duration strobes or handshaking signals. IC Role / Device Role / Timing Role: Generates standardized 5 V-compatible strobe, chip select, or acknowledge pulses with LSTTL-compatible input thresholds. Use Value: Enables seamless integration without level shifters or discrete logic, reducing BOM count and layout complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual retriggerable monostable applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC123M96 | HC logic family: 2 V–6 V supply, CMOS input thresholds (VIL ≤ 1.35 V, VIH ≥ 3.15 V at VCC = 4.5 V), higher noise margin but not LSTTL-input compatible. | Requires level-shifting or redesign when replacing TTL outputs; preferred in mixed-voltage or battery-powered systems. | Select when operating outside 4.5–5.5 V or interfacing with CMOS-only logic families. |
| SN74LS123N | Bipolar TTL technology: 4.75–5.25 V supply, lower drive strength (±8 mA), higher quiescent current (~10 mA), no Schmitt inputs, non-retriggerable variant available. | Limited noise immunity and temperature range (0 °C to +70 °C); unsuitable for extended-temperature or noisy environments. | Select only for legacy board refresh where identical pinout and TTL loading are mandatory and environmental specs are relaxed. |
Compared with CD74HC123M96 and SN74LS123N, the CD74HCT123ME4 uniquely balances LSTTL input compatibility, wide temperature operation, Schmitt-trigger noise rejection, and retriggerable flexibility-making it the optimal choice for robust, drop-in upgrades in industrial and automotive timing subsystems.
Availability
CD74HCT123ME4 is available at Aetrix Electronics and suitable for industrial motor control, automotive powertrain timing, test equipment pulse shaping, and legacy system interface logic requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HCT123ME4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability components.
The CD74HCT123ME4 belongs to TI's 74HCT logic family, designed specifically to bridge TTL and CMOS domains with pin-compatible replacements offering improved power efficiency, noise immunity, and extended temperature performance for industrial and automotive applications.
FAQ
What is the recommended external RC network for a 100 µs output pulse width using CD74HCT123ME4?
For a 100 µs output pulse width at VCC = 5 V, use the formula tW = 0.45·RXCX. Solving gives RXCX ≈ 222 kΩ·pF. A practical combination is RX = 22 kΩ and CX = 10 nF. Ensure CX is low-leakage (e.g., ceramic or film) and placed close to CD74HCT123ME4 Pins 8/9 (Monostable 2) or 11/12 (Monostable 1) to minimize noise coupling.
Can CD74HCT123ME4 be used with a 3.3 V microcontroller output as a trigger source?
No-CD74HCT123ME4 requires VIH ≥ 2.0 V (min) and VIL ≤ 0.8 V (max) for guaranteed TTL compatibility, but a 3.3 V microcontroller's logic HIGH (typically ~3.3 V) exceeds the absolute maximum input voltage of 7 V and may violate DC input voltage limits if VCC = 5 V. Use a resistive divider or level shifter to scale 3.3 V signals to 5 V logic levels before connecting to CD74HCT123ME4 inputs.
Does CD74HCT123ME4 support simultaneous triggering of both monostables?
Yes-CD74HCT123ME4 allows independent triggering of Monostable 1 (via Pins 1A/1B/1R) and Monostable 2 (via Pins 2A/2B/2R). There is no internal coupling; both can be triggered concurrently or sequentially. However, shared VCC and GND require adequate local decoupling to prevent supply bounce during simultaneous output transitions.
What is the minimum external resistance value allowed for timing networks on CD74HCT123ME4?
The minimum recommended external resistance RX is 5 kΩ, as specified in the datasheet. Using lower values risks excessive current draw through the internal timing node, increased power dissipation, reduced timing accuracy, and potential degradation of output pulse shape. For precision timing, RX ≥ 10 kΩ and CX ≥ 100 pF are preferred to minimize parasitic effects.
How does the reset function behave during an active output pulse on CD74HCT123ME4?
When a LOW is applied to the reset pin (1R or 2R) during an active output pulse, CD74HCT123ME4 immediately forces Q to LOW and Q̅ to HIGH, terminating the pulse within ≤65 ns (max propagation delay). This overriding reset is asynchronous and takes priority over ongoing retrigger events-ensuring deterministic, fail-safe pulse cancellation for safety-critical timing paths.
CD74HCT123ME4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 25 ns
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HCT123ME4 FAQ
1.How can I place an order for CD74HCT123ME4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HCT123ME4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HCT123ME4 reliable?
The price and inventory of CD74HCT123ME4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HCT123ME4 is usually 5 days.
3.What payment methods are accepted for CD74HCT123ME4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HCT123ME4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HCT123ME4?
CD74HCT123ME4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HCT123ME4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HCT123ME4?
For technical support, including CD74HCT123ME4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HCT123ME4 requirements.
6.How does Aetrix verify that CD74HCT123ME4 is sourced from the original manufacturer or authorized distributors?
All CD74HCT123ME4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HCT123ME4 meets industry standards.
7.What is the process for return or replacement of CD74HCT123ME4?
All CD74HCT123ME4 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HCT123ME4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HCT123ME4 part is unused and in its original packaging.
Return procedure for CD74HCT123ME4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HCT123ME4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

