Texas Instruments CD74HCT125MT
- Part No.:
- CD74HCT125MT
- Manufacturer:
- Texas Instruments
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HCT125MT.pdf
- Description:
- IC BUF NON-INVERT 5.5V 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,614
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HCT125MT from Texas Instruments is a quadruple 3-state buffer IC used for digital signal routing and bus isolation in logic systems. It features four independent channels, LSTTL- and CMOS-compatible inputs (VIL(max) = 0.8 V, VIH(min) = 2 V), 4.5–5.5 V supply operation, –55°C to +125°C temperature range, and supports fanout of up to 10 LSTTL loads.
For engineers reviewing the CD74HCT125MT datasheet, CD74HCT125MT pinout, CD74HCT125MT application, or CD74HCT125MT equivalent, key selection considerations include its 14-pin SOIC package, active-low 3-state enable per channel, propagation delay of 10 ns (typical at 5 V, CL = 15 pF), output drive capability (±4 mA), and thermal performance (RθJA = 138.7°C/W).
Technical Context
The CD74HCT125MT implements four identical non-inverting buffers, each with an independent active-low 3-state output enable (OE). Each channel performs Y = A in positive logic, enabling/disabling data flow without inversion. Input structure combines TTL-level voltage thresholds with CMOS input leakage (≤1 µA), ensuring compatibility with both legacy bipolar and modern low-power logic families.
Its balanced CMOS 3-state outputs source and sink comparable current (VOH ≥ 3.98 V at IOH = –4 mA; VOL ≤ 0.4 V at IOL = 4 mA), supporting bidirectional bus control. The device operates across military-grade temperature extremes and maintains specified switching characteristics (tpd, ten, tdis, tt) under load conditions up to 50 pF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - ensures stable operation across standard 5 V logic rails with ±10% tolerance |
| Input Thresholds | VIL(max) = 0.8 V, VIH(min) = 2 V - guarantees reliable recognition of TTL-level signals |
| Output Drive | ±4 mA - sufficient to drive 10 LSTTL loads or light capacitive buses without external buffering |
| Propagation Delay | 10 ns (typ, 5 V, CL = 15 pF) - enables use in medium-speed digital interfaces up to ~50 MHz |
| Operating Temperature | –55°C to +125°C - qualified for aerospace, industrial, and automotive under-hood applications |
| Quiescent Current | ICC = 160 µA (max, –55°C to +125°C) - supports low-static-power system design |
| ESD Rating | HBM ±2000 V - meets standard handling requirements for production environments |
Pinout & Package
CD74HCT125MT is supplied in a 14-pin SOIC (D) package measuring 8.65 mm × 6 mm (including pins), with body size 8.65 mm × 3.9 mm. Pinout is identical to industry-standard 14-pin SOIC logic devices.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | Channel OE (active-low) | Independent enable control per buffer; pulls output to high-impedance when high |
| 2, 5, 9, 12 | Channel A (input) | Non-inverting data input; accepts TTL/CMOS logic levels |
| 3, 6, 8, 11 | Channel Y (output) | 3-state buffered output; drives high/low or floats based on OE state |
| 7 | GND | Ground reference for all logic and power domains |
| 14 | VCC | +5 V supply rail; requires local 0.1 µF bypass capacitor |
Key Features
| Feature | Design Value |
|---|---|
| LSTTL- and CMOS-compatible inputs | Enables direct interfacing with both legacy 74LS and modern microcontroller GPIOs without level-shifting |
| Independent active-low 3-state enables | Allows per-channel bus arbitration in multi-master systems or selective signal gating in data paths |
| Balanced output drive (±4 mA) | Supports symmetrical rise/fall times and robust noise margin on shared lines |
| Wide temperature range (–55°C to +125°C) | Validates operation in extended-environment applications including avionics and motor control |
| Low quiescent current (≤160 µA) | Reduces standby power in always-on subsystems such as sensor hubs or watchdog circuits |
Applications
| Industrial Bus Isolation | Microcontroller Peripheral Expansion |
|---|---|
Use Scenario: Isolating multiple sensor modules on a shared I²C or parallel data bus to prevent contention during firmware updates. IC Role / Device Role / Timing Role: Quad buffer acts as directional gate between MCU and peripheral clusters; enables/disables each channel independently via GPIO-controlled OE pins. Use Value: Eliminates need for discrete MOSFET switches or complex bus arbitration logic while maintaining signal integrity across –55°C to +125°C. | Use Scenario: Expanding GPIO count of an ARM Cortex-M0+ MCU by adding parallel 4-bit data latches and address decoders. IC Role / Device Role / Timing Role: Buffers provide clean, slew-controlled signals to external memory or display drivers; 10 ns propagation delay aligns with sub-100 MHz clock domains. Use Value: Enables deterministic timing margins and reduces capacitive loading on MCU pins, improving system stability at temperature extremes. |
| Legacy System Interface Adapter | Aerospace Data Multiplexing |
Use Scenario: Interfacing a modern FPGA-based controller with vintage TTL-based instrumentation hardware in test benches. IC Role / Device Role / Timing Role: Translates 3.3 V CMOS logic levels to 5 V TTL-compatible outputs while providing fanout gain (10 LSTTL loads). Use Value: Avoids signal degradation and timing skew caused by direct connection, preserving setup/hold margins in mixed-voltage systems. | Use Scenario: Routing telemetry data from multiple flight sensors to a central data acquisition unit in UAV avionics. IC Role / Device Role / Timing Role: Buffers condition and isolate analog-to-digital converter outputs before multiplexing onto a shared serial bus; 3-state outputs prevent bus contention during fault recovery. Use Value: Meets DO-254 functional safety requirements through predictable high-impedance fail-safe behavior and validated –55°C to +125°C operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT125DR | Same logic function, pinout, and electrical specs; RoHS-compliant, active production status, SOIC-14 package | Preferred for new designs requiring long-term availability and full TI manufacturing support | Select SN74HCT125DR when guaranteed supply continuity and latest process revision are required |
| MC74HCT125AD | Functionally identical; manufactured by ON Semiconductor; same SOIC-14 footprint and DC/AC specs | Used in cost-sensitive industrial controls where dual-sourcing is mandated | Choose MC74HCT125AD for second-source assurance without layout or firmware changes |
Compared with CD74HCT125MT, SN74HCT125DR offers assured long-term availability and updated thermal metrics (RθJA = 123.2°C/W), while MC74HCT125AD provides cross-manufacturer qualification for supply chain resilience-both retain identical timing, drive strength, and interface compatibility.
Availability
CD74HCT125MT is available at Aetrix Electronics and suitable for industrial bus isolation, microcontroller peripheral expansion, legacy system interface adaptation, and aerospace data multiplexing requiring stable component supply across extended temperature ranges.
Supply support for CD74HCT125MT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability components.
The CD74HCT125MT belongs to TI's HCT logic family, designed specifically for TTL-compatible CMOS operation in harsh environments-targeting industrial automation, defense systems, and automotive subsystems demanding wide temperature range and robust ESD immunity.
FAQ
What is the operating voltage range for CD74HCT125MT?
The CD74HCT125MT operates from 4.5 V to 5.5 V. This range ensures compatibility with standard 5 V logic systems while accommodating typical power supply tolerances. Operation outside this range may cause unreliable switching or damage, as defined in the absolute maximum ratings (VCC = –0.5 V to 7 V). Always verify supply stability under load, especially in high-temperature environments where ICC increases.
Does CD74HCT125MT support true 3-state outputs?
Yes, CD74HCT125MT provides true CMOS 3-state outputs with high-impedance (Z) states controlled by active-low OE inputs. When OE is high, the output enters high-impedance mode with leakage current ≤ ±10 µA (at 5.5 V, –55°C to +125°C), allowing safe bus sharing. This behavior is confirmed in the function table and electrical characteristics section of the datasheet, and is essential for applications like bidirectional data bus control.
What is the maximum capacitive load CD74HCT125MT can drive reliably?
CD74HCT125MT is characterized for loads up to 50 pF (with 15 pF used for typical timing specs), and the datasheet recommends keeping total output capacitance ≤ 70 pF for optimal performance. Exceeding this may increase propagation delay and cause ringing due to fast edge rates. For heavier loads, add a series resistor to limit peak output current to ≤ ±4 mA and avoid violating absolute maximum ratings.
Is CD74HCT125MT suitable for automotive applications?
CD74HCT125MT is rated for –55°C to +125°C operation and meets HBM ESD requirements (±2000 V), making it suitable for under-hood and chassis-mounted automotive subsystems. However, it is not AEC-Q100 qualified. For production automotive ECUs, TI recommends the automotive-grade SN74HCT125QPWRQ1, which undergoes full AEC-Q100 stress testing and has extended reliability validation beyond the specifications of CD74HCT125MT.
How should unused inputs and outputs be handled on CD74HCT125MT?
Unused inputs on CD74HCT125MT must be terminated to VCC or GND-never left floating-to prevent undefined logic states and increased ICC. A 10 kΩ pull-up or pull-down resistor is recommended for flexibility. Unused outputs may be left unconnected (floating), but must never be tied directly to VCC or GND, as this risks exceeding output current limits and damaging the device. These guidelines are specified in Section 8.2.1 of the official datasheet.
CD74HCT125MT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 6mA, 6mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
CD74HCT125MT FAQ
1.How can I place an order for CD74HCT125MT through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HCT125MT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HCT125MT reliable?
The price and inventory of CD74HCT125MT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HCT125MT is usually 5 days.
3.What payment methods are accepted for CD74HCT125MT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HCT125MT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HCT125MT?
CD74HCT125MT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HCT125MT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HCT125MT?
For technical support, including CD74HCT125MT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HCT125MT requirements.
6.How does Aetrix verify that CD74HCT125MT is sourced from the original manufacturer or authorized distributors?
All CD74HCT125MT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HCT125MT meets industry standards.
7.What is the process for return or replacement of CD74HCT125MT?
All CD74HCT125MT units undergo pre-shipment inspection (PSI). If there is an issue with CD74HCT125MT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HCT125MT part is unused and in its original packaging.
Return procedure for CD74HCT125MT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HCT125MT Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
