Texas Instruments CD74HCT138MTE4
- Part No.:
- CD74HCT138MTE4
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HCT138MTE4.pdf
- Description:
- IC DECODER/DEMUX 1X3:8 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,306
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HCT138MTE4 from Texas Instruments is a high-speed CMOS 3-to-8 line decoder/demultiplexer with active-low outputs, designed for memory address decoding and data routing in industrial control and embedded systems. It operates at 4.5–5.5 V, delivers 14 ns typical propagation delay (VCC = 4.5 V, CL = 15 pF), supports -55°C to +125°C temperature range, and features three enable inputs (G2, G1, G0) for cascading.
For engineers reviewing the CD74HCT138MTE4 datasheet, CD74HCT138MTE4 pinout, CD74HCT138MTE4 application, or CD74HCT138MTE4 equivalent, this page provides verified functional modes, real-world timing behavior under load, LSTTL-compatible input thresholds, and precise package-level design guidance for SOIC-16 layout and thermal management.
Technical Context
The CD74HCT138MTE4 implements a single 3:8 decoder with three address inputs (A2–A0) and three independent strobe enables (G2, G1, G0). When any strobe is asserted-G2 high or G1/G0 low-all eight outputs (Y0–Y7) are forced high; only the selected output goes low when all enables are satisfied and address matches.
Its HCT logic family ensures direct compatibility with LSTTL inputs (VIL ≤ 0.8 V, VIH ≥ 2.0 V), while maintaining CMOS power efficiency (ICC ≤ 160 µA over full temp range) and noise immunity (NIL/NIH = 30% of VCC).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | HCT - TTL-compatible inputs, CMOS power efficiency, 4.5–5.5 V operation |
| Propagation Delay | 14 ns typ. (VCC = 4.5 V, CL = 15 pF) - enables sub-70 MHz clocked address decoding |
| Output Polarity | Active-low (Y0–Y7) - directly drives LED anodes, N-channel gate enables, or reset lines |
| Enable Architecture | G2 (active-high), G1/G0 (active-low) - supports hierarchical decoding with minimal external logic |
| Operating Temp | -55°C to +125°C - qualified for aerospace, automotive under-hood, and industrial motor control |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - interoperable with legacy 5 V TTL without level shifters |
| Supply Current | ≤160 µA max (–55°C to +125°C) - suitable for low-power always-on subsystems |
Pinout & Package
CD74HCT138MTE4 is supplied in a 16-pin SOIC (D) package measuring 9.90 mm × 3.90 mm, with standard 1.27 mm pitch and gull-wing leads. Pin 1 is marked by a beveled corner or dot; pin 8 is GND, pin 16 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A0) | Address Input | LSB of 3-bit binary select code; must be terminated to VCC or GND if unused |
| 2 (A1) | Address Input | Middle bit of decode address; floating inputs cause undefined output states |
| 3 (A2) | Address Input | MSB of decode address; determines Y4–Y7 vs. Y0–Y3 activation group |
| 4 (G0) | Enable Input | Active-low strobe; ties to GND or another decoder's output for 1-of-16 expansion |
| 5 (G1) | Enable Input | Active-low strobe; used with G0/G2 to gate entire output bank |
| 6 (G2) | Enable Input | Active-high strobe; commonly driven by higher-order address bits or system CS |
| 7 (Y7) | Output | Active-low decoded output for address 111; sinks up to 4 mA at VOL ≤ 0.4 V |
| 8 (GND) | Power | Ground reference for all logic and output stages; requires local 0.1 µF bypass capacitor |
| 9 (Y6) | Output | Active-low output for address 110; shares same drive strength and timing as Y7 |
| 10 (Y5) | Output | Active-low output for address 101; fanout supports 10 LSTTL loads |
| 11 (Y4) | Output | Active-low output for address 100; transitions within 19 ns max (tt) at 4.5 V |
| 12 (Y3) | Output | Active-low output for address 011; disabled simultaneously with all outputs when any strobe active |
| 13 (Y2) | Output | Active-low output for address 010; output capacitance Cpd = 67 pF defines dynamic power |
| 14 (Y1) | Output | Active-low output for address 001; low static current enables battery-backed applications |
| 15 (Y0) | Output | Active-low output for address 000; primary selection for boot memory or default peripheral |
| 16 (VCC) | Power | +4.5 to +5.5 V supply; requires dedicated 0.1 µF ceramic decoupling placed <2 mm from pin |
Key Features
| Feature | Design Value |
|---|---|
| Three independent enable inputs | Enables 1-of-16 or 1-of-32 decoding using two CD74HCT138MTE4 devices without external gates |
| 14 ns typical propagation delay | Supports reliable address decoding in 50 MHz microcontroller bus cycles with margin |
| LSTTL-compatible input thresholds | Eliminates need for level-shifting circuitry when interfacing with legacy 5 V controllers |
| -55°C to +125°C operating range | Validated for use in extended-temperature industrial PLCs and avionics I/O modules |
| Low ICC (≤160 µA max) | Reduces standby power in always-on sensor hubs and watchdog subsystems |
| SOIC-16 RoHS-compliant package | Enables automated SMT assembly and meets IPC/JEDEC J-STD-020 moisture sensitivity Level-1 |
Applications
| Memory Address Decoding | Peripheral Select Logic |
|---|---|
Use Scenario: Selecting one of eight SRAM or EEPROM chips on a shared 8-bit data bus in an industrial controller. IC Role / Device Role / Timing Role: CD74HCT138MTE4 acts as the primary address decoder, translating upper address bits (A13–A15) into individual chip-select signals. Use Value: Enables deterministic 14 ns access latency across all memory banks, eliminating bus contention during multi-chip read/write sequences. | Use Scenario: Routing UART, SPI, or GPIO signals to one of eight sensor nodes in a modular IoT gateway. IC Role / Device Role / Timing Role: CD74HCT138MTE4 serves as a demultiplexer, using A2–A0 as channel ID and G2 as data-enable strobe. Use Value: Provides glitch-free channel switching with simultaneous disable of all outputs during address transition, preventing signal collisions. |
| Industrial I/O Expansion | Automotive Body Control |
Use Scenario: Expanding discrete I/O points in a programmable logic controller using eight optocoupled output drivers. IC Role / Device Role / Timing Role: CD74HCT138MTE4 drives the enable inputs of eight isolated driver ICs, each controlling a solenoid or relay. Use Value: Guarantees synchronized turn-on/turn-off of all eight outputs via common G2 gating, critical for coordinated actuator sequencing. | Use Scenario: Managing lighting zones (headlights, fog lamps, DRLs, interior LEDs) in a vehicle body control module. IC Role / Device Role / Timing Role: CD74HCT138MTE4 decodes LIN or CAN-derived command bytes into individual lamp enable signals. Use Value: Delivers fail-safe behavior: all lamps extinguish immediately when any enable input is deasserted, meeting ASIL-B diagnostic requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT138DR | Same HCT logic, identical pinout and timing; TI's newer 16-pin SOIC offering with enhanced ESD rating (±4 kV HBM) | Drop-in replacement in new designs; not recommended for legacy board rework due to minor package footprint tolerance differences | Select SN74HCT138DR for new industrial designs requiring higher ESD robustness and TI's latest process node. |
| 74ACT138SCX | Advanced CMOS (ACT) family: 5 V only, faster tpd = 9 ns, higher drive (24 mA), but higher ICC (4 mA typical) | Better suited for high-speed bus arbitration; unsuitable for low-power or wide-temp applications due to 0°C to +70°C rating | Choose 74ACT138SCX only when sub-10 ns propagation is mandatory and power budget allows >10× higher quiescent current. |
Compared with SN74HCT138DR and 74ACT138SCX, the CD74HCT138MTE4 offers the broadest temperature range (-55°C to +125°C), lowest ICC (≤160 µA), and proven reliability in long-lifecycle industrial deployments-making it optimal for cost-sensitive, thermally demanding, or maintenance-critical systems.
Availability
CD74HCT138MTE4 is available at Aetrix Electronics and suitable for industrial control panels, automotive body electronics, and aerospace data acquisition systems requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for CD74HCT138MTE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability components.
The CD74HCT138MTE4 belongs to TI's legacy high-speed CMOS logic family, engineered for robust 5 V system interfacing, memory expansion, and industrial-grade signal routing where LSTTL compatibility and wide temperature operation are essential.
FAQ
What is the maximum clock frequency supported by CD74HCT138MTE4 for reliable address decoding?
The CD74HCT138MTE4 does not operate on a clock; it is combinational logic. Its 14 ns typical propagation delay (at VCC = 4.5 V, CL = 15 pF) supports reliable decoding in systems with address setup/hold times ≥20 ns - sufficient for 50 MHz microcontroller buses and 25 MHz synchronous memory interfaces. Maximum usable frequency depends on system-level timing margins, not internal clocking.
Can CD74HCT138MTE4 be used to demultiplex a serial data stream?
Yes - the CD74HCT138MTE4 can function as a 1-to-8 demultiplexer by using A2–A0 as the 3-bit channel address and one strobe input (e.g., G2) as the data enable. When G2 toggles synchronously with data edges, the selected Yx output mirrors the G2 state. This configuration is widely used for routing UART TX or SPI MOSI to multiple peripherals, provided timing constraints (tpd, tt) are met in the target system.
Does CD74HCT138MTE4 require external pull-up resistors on its outputs?
No - the CD74HCT138MTE4 has push-pull outputs capable of actively driving both high and low logic states. Each output sources up to 4 mA (VOH ≥ 3.7 V) and sinks up to 4 mA (VOL ≤ 0.4 V) at VCC = 4.5 V. Pull-ups are unnecessary unless interfacing with open-drain systems or implementing wired-OR logic, which is not standard for this device.
How does the enable logic of CD74HCT138MTE4 differ from CD74HC138?
The CD74HCT138MTE4 uses identical enable architecture to the CD74HC138: G2 is active-high, G1 and G0 are active-low. However, CD74HCT138MTE4 accepts LSTTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V), whereas CD74HC138 requires CMOS thresholds (VIL ≤ 1.35 V, VIH ≥ 3.15 V at VCC = 4.5 V). This makes CD74HCT138MTE4 interoperable with legacy 5 V TTL without level shifters.
Is CD74HCT138MTE4 pin-compatible with CD74HCT238?
Yes - CD74HCT138MTE4 and CD74HCT238 share identical pinout, package, and enable structure. The sole functional difference is output polarity: CD74HCT138MTE4 outputs are active-low (Yx = L when selected), while CD74HCT238 outputs are active-high (Yx = H when selected). No PCB changes are required to substitute one for the other; only firmware or downstream logic must accommodate the inverted output state.
CD74HCT138MTE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 4mA, 4mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HCT138MTE4 FAQ
1.How can I place an order for CD74HCT138MTE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HCT138MTE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HCT138MTE4 reliable?
The price and inventory of CD74HCT138MTE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HCT138MTE4 is usually 5 days.
3.What payment methods are accepted for CD74HCT138MTE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HCT138MTE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HCT138MTE4?
CD74HCT138MTE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HCT138MTE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HCT138MTE4?
For technical support, including CD74HCT138MTE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HCT138MTE4 requirements.
6.How does Aetrix verify that CD74HCT138MTE4 is sourced from the original manufacturer or authorized distributors?
All CD74HCT138MTE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HCT138MTE4 meets industry standards.
7.What is the process for return or replacement of CD74HCT138MTE4?
All CD74HCT138MTE4 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HCT138MTE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HCT138MTE4 part is unused and in its original packaging.
Return procedure for CD74HCT138MTE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HCT138MTE4 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
