Texas Instruments CD74HCT238E
- Part No.:
- CD74HCT238E
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
CD74HCT238E.pdf
- Description:
- IC DECODER/DEMUX 1X3:8 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,363
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HCT238E from Texas Instruments is a high-speed CMOS 3-to-8 line decoder/demultiplexer with active-high outputs, designed for memory address decoding and data routing in industrial control and instrumentation systems. It features three enable inputs (G2, G1, G0), operates from 4.5 V to 5.5 V, delivers 14 ns typical propagation delay at VCC = 4.5 V and CL = 15 pF, and supports full military temperature range (–55°C to +125°C).
For engineers reviewing the CD74HCT238E datasheet, CD74HCT238E pinout, CD74HCT238E application, or CD74HCT238E equivalent, this page provides verified functional behavior, validated package mapping, confirmed output polarity (active-high), and real-world selection guidance against comparable HCT-family decoders.
Technical Context
The CD74HCT238E implements a 3-input binary address decoder with three independent strobe inputs (G2, G1, G0) that collectively gate all eight outputs to logic low when asserted - enabling cascaded decoding and demultiplexing functions. Its TTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) ensure direct interfacing with legacy LSTTL logic without level shifting.
Unlike the '138 variant, the '238 architecture forces unselected outputs high and the selected output high only when strobes are inactive - making it suitable for active-high enable paths in bus arbitration and peripheral selection. Propagation delays are balanced across address and strobe paths, and output transition times remain consistent (15–22 ns) over temperature and supply voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | 3-to-8 line decoder/demultiplexer with active-high outputs (Y0–Y7) |
| VCC Range | 4.5 V to 5.5 V - ensures compatibility with standard 5 V TTL/CMOS systems |
| tpd (Address → Output) | 14 ns typ. at VCC = 4.5 V, CL = 15 pF - enables timing-critical address decoding up to ~35 MHz |
| Output Drive | ±4 mA at VOH/VOL - sufficient to drive 10 LSTTL loads directly |
| Operating Temp | –55°C to +125°C - qualified for extended industrial and military environments |
| Input Compatibility | LSTTL-level inputs (VIL ≤ 0.8 V, VIH ≥ 2.0 V) - eliminates need for external level shifters |
| Power Dissipation | ICC ≤ 160 µA max at –55°C to +125°C - supports low-static-power system design |
Pinout & Package
CD74HCT238E is supplied in a 16-pin plastic dual in-line package (PDIP-N), body size 25.40 mm × 6.35 mm, with through-hole mounting and industry-standard lead pitch (2.54 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A0) | Address Input | LSB of 3-bit binary address; determines decoded output index |
| 2 (A1) | Address Input | Mid-bit of 3-bit binary address; used with A0/A2 for full 0–7 selection |
| 3 (A2) | Address Input | MSB of 3-bit binary address; completes 3-bit decode word |
| 4 (G0) | Enable Input | Active-low strobe; assertion forces all Y0–Y7 low regardless of address |
| 5 (G1) | Enable Input | Active-low strobe; combined with G0/G2 for hierarchical enable control |
| 6 (G2) | Enable Input | Active-high strobe; all three enables must be satisfied for normal decode operation |
| 7 (Y7) | Output | Active-high decoded output corresponding to A2A1A0 = 111 |
| 8 (GND) | Power | Ground reference for all internal logic and I/O |
| 9 (Y6) | Output | Active-high decoded output corresponding to A2A1A0 = 110 |
| 10 (Y5) | Output | Active-high decoded output corresponding to A2A1A0 = 101 |
| 11 (Y4) | Output | Active-high decoded output corresponding to A2A1A0 = 100 |
| 12 (Y3) | Output | Active-high decoded output corresponding to A2A1A0 = 011 |
| 13 (Y2) | Output | Active-high decoded output corresponding to A2A1A0 = 010 |
| 14 (Y1) | Output | Active-high decoded output corresponding to A2A1A0 = 001 |
| 15 (Y0) | Output | Active-high decoded output corresponding to A2A1A0 = 000 |
| 16 (VCC) | Power | +5 V supply rail; requires local 0.1 µF bypass capacitor per TI layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Active-high output logic | Enables direct connection to enable inputs of peripherals requiring high-active selection (e.g., ADCs, DACs, memory chips) |
| Three independent enable inputs | Supports multi-level decoding hierarchies - e.g., one CD74HCT238E selects a subsystem, another selects function within it |
| TTL-compatible input thresholds | Eliminates external level-shifting circuitry when interfacing with legacy 5 V TTL microcontrollers or FPGAs |
| –55°C to +125°C operation | Validated performance across full military temperature range - suitable for avionics, downhole tools, and engine control units |
| Low quiescent current | ICC ≤ 160 µA max over full temperature range - reduces standby power in battery-backed or energy-sensitive systems |
Applications
| Memory Address Decoding | Peripheral Selection in Industrial PLCs |
|---|---|
Use Scenario: Selecting one of eight SRAM or EEPROM chips on a shared data/address bus in a programmable logic controller. IC Role / Device Role / Timing Role: 3-bit address decoder that activates chip-select (CS) lines based on upper address bits, synchronized with CPU read/write strobes. Use Value: Reduces address decoding latency to 14 ns, ensuring no wait states during memory access cycles at 25 MHz bus clock. | Use Scenario: Enabling discrete I/O modules (analog input, digital output, serial interface) in a modular automation rack. IC Role / Device Role / Timing Role: Centralized peripheral selector driven by microcontroller GPIOs; G2 serves as master enable, G0/G1 cascade with other decoders. Use Value: Enables deterministic module activation with sub-20 ns edge-to-output timing, critical for deterministic cyclic I/O scanning. |
| Bus Arbitration in Sensor Networks | Digital Signal Routing in Test Equipment |
Use Scenario: Managing access to a shared analog multiplexer or calibration DAC among eight sensor channels in an environmental monitoring unit. IC Role / Device Role / Timing Role: Demultiplexer where A0–A2 select channel, and G2 acts as data-enable strobe synchronized to ADC conversion trigger. Use Value: Guarantees channel selection settles before ADC sampling window opens, eliminating crosstalk-induced measurement error. | Use Scenario: Routing digital test patterns from a pattern generator to one of eight DUT (device-under-test) inputs in automated test equipment. IC Role / Device Role / Timing Role: Signal path selector with active-high outputs driving 74LVC buffers; G0/G1/G2 controlled by test sequencer state machine. Use Value: Provides glitch-free signal switching with <22 ns output transition time, preserving signal integrity at 50 Mbps pattern rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HCT138E | Identical pinout and package, but outputs are active-low (Y0–Y7 = L when selected) | Requires inverted logic in downstream enable paths; unsuitable where high-active selection is mandatory | Select CD74HCT138E only if existing PCB uses active-low enables or pull-up resistors dominate load topology |
| SN74HCT238N | Same function and pinout; manufactured by TI under different prefix; identical electrical specs and temp range | No functional difference - SN74HCT238N is a second-source marking with identical qualification and traceability | SN74HCT238N offers supply-chain redundancy without design change; verify marking compatibility with assembly process |
Compared with CD74HCT138E and SN74HCT238N, CD74HCT238E provides guaranteed active-high decode outputs essential for direct enable of high-active peripherals, while maintaining full pin and timing compatibility with both alternatives - making it the optimal choice when output polarity is fixed by system architecture.
Availability
CD74HCT238E is available at Aetrix Electronics and suitable for industrial control systems, test instrumentation, and aerospace avionics requiring stable component supply, long-term lifecycle support, and extended temperature-grade assurance.
Supply support for CD74HCT238E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and logic ICs, with leadership in industrial, automotive, and aerospace markets.
The CD74HCT238E belongs to TI's HCT logic family, engineered for seamless 5 V TTL-to-CMOS interfacing in mission-critical systems demanding wide temperature operation and high noise immunity.
FAQ
What is the output behavior of CD74HCT238E when all enable inputs are asserted?
When G2 is high and both G1 and G0 are low, CD74HCT238E performs normal decoding: exactly one output (Y0–Y7) goes high based on A2A1A0, and all others remain low. If any enable condition fails - e.g., G2 is low, or G1/G0 are high - all outputs are forced low. This active-low gating behavior is fundamental to CD74HCT238E's demultiplexing capability and differs from the '138's active-high disable scheme.
Can CD74HCT238E operate reliably at 4.5 V supply voltage?
Yes, CD74HCT238E is fully specified for operation from 4.5 V to 5.5 V. At VCC = 4.5 V, its typical propagation delay is 14 ns (CL = 15 pF), output drive remains ±4 mA, and input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) are maintained - ensuring robust interoperability with 5 V TTL systems even at minimum rated supply.
How does CD74HCT238E differ from CD74HC238E in practical use?
CD74HCT238E features TTL-compatible inputs (VIL ≤ 0.8 V, VIH ≥ 2.0 V), allowing direct connection to legacy 5 V TTL outputs without level shifters. CD74HC238E requires CMOS-level inputs (VIL ≤ 1.35 V, VIH ≥ 3.15 V at VCC = 4.5 V), making it incompatible with standard TTL drivers. Both share identical output behavior, pinout, and timing, but CD74HCT238E is the correct choice for mixed-logic 5 V systems.
Is CD74HCT238E suitable for use in automotive applications?
CD74HCT238E is not AEC-Q100 qualified and lacks automotive-grade screening or extended reliability testing. While its –55°C to +125°C operating range overlaps with some automotive under-hood requirements, TI offers the pin-compatible CD74HCT238Q1 variant specifically qualified for automotive use. For production automotive designs, CD74HCT238Q1 - not CD74HCT238E - must be used.
What is the recommended bypass capacitor for CD74HCT238E?
Texas Instruments recommends a 0.1 µF ceramic capacitor placed as close as possible to the VCC pin (Pin 16) and GND pin (Pin 8) of CD74HCT238E. This minimizes high-frequency supply noise and prevents output glitches during fast transitions. For enhanced noise suppression, a parallel 1 µF capacitor may be added, but the 0.1 µF device is mandatory per TI layout guidelines.
CD74HCT238E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 4mA, 4mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
CD74HCT238E FAQ
1.How can I place an order for CD74HCT238E through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HCT238E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HCT238E reliable?
The price and inventory of CD74HCT238E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HCT238E is usually 5 days.
3.What payment methods are accepted for CD74HCT238E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HCT238E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HCT238E?
CD74HCT238E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HCT238E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HCT238E?
For technical support, including CD74HCT238E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HCT238E requirements.
6.How does Aetrix verify that CD74HCT238E is sourced from the original manufacturer or authorized distributors?
All CD74HCT238E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HCT238E meets industry standards.
7.What is the process for return or replacement of CD74HCT238E?
All CD74HCT238E units undergo pre-shipment inspection (PSI). If there is an issue with CD74HCT238E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HCT238E part is unused and in its original packaging.
Return procedure for CD74HCT238E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HCT238E Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

