Texas Instruments CD74HCT423E
- Part No.:
- CD74HCT423E
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
CD74HCT423E.pdf
- Description:
- IC MULTIVIBRATOR 25NS 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:290
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HCT423E from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, designed for precise pulse generation and timing control in digital systems. It operates from 4.5 V to 5.5 V, features Schmitt-trigger inputs on both A and B trigger pins, supports trailing-edge (A) and leading-edge (B) triggering, and delivers buffered Q and Q̅ outputs. It is used in industrial control logic, debounce circuits, and programmable delay generators where reset-controlled pulse termination is required.
For engineers reviewing the CD74HCT423E datasheet, CD74HCT423E pinout, CD74HCT423E application, or CD74HCT423E equivalent, this page provides verified timing parameters, validated pin functions, real-world use cases in edge-triggered timing systems, and confirmed drop-in alternatives for legacy design refreshes and supply continuity planning.
Technical Context
The CD74HCT423E implements two independent monostable multivibrators, each with separate A (trailing-edge), B (leading-edge), and R (active-low reset) inputs. Pulse width is externally set via resistor RX and capacitor CX, with tW = 0.45·RXCX at VCC = 5 V. Unlike the '123 family, the '423 variant does not support negative-to-positive reset pulse triggering - its reset is strictly active-low level-sensitive.
Each monostable is fully retriggerable: a new trigger during an ongoing output pulse extends tW, while a LOW on R terminates the pulse immediately. Inputs include Schmitt-trigger hysteresis for noise immunity, and outputs are CMOS-compatible with TTL-level input logic compatibility (VIL ≤ 0.8 V, VIH ≥ 2.0 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - Ensures direct LSTTL input compatibility without level shifting. |
| Operating Temperature | -55 °C to +125 °C - Qualified for extended industrial and military-grade environments. |
| Output Pulse Width | Adjustable from ~0.1 µs to >10 s - Set by external RX (≥5 kΩ) and CX (0 pF min); enables flexible timing across applications. |
| Propagation Delay | 60–90 ns (A/B/R to Q/Q̅, CL = 50 pF, VCC = 4.5 V) - Supports reliable timing in sub-10 MHz digital control loops. |
| Input Hysteresis | Schmitt-trigger on A and B - Rejects noise on slow-rising/falling trigger signals; eliminates false triggering. |
| Reset Function | Active-low, level-sensitive R pin - Allows immediate pulse termination regardless of trigger edge or retrigger state. |
| Logic Family | HCT - Combines CMOS power efficiency with TTL-compatible input thresholds for mixed-logic system integration. |
Pinout & Package
CD74HCT423E is housed in a 16-pin plastic dual in-line package (PDIP-N), with 0.300-inch body width and standard through-hole mounting. Pin spacing is 0.100 inch, and the package complies with JEDEC MS-001.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Trailing-edge trigger input | Active HIGH transition triggers monostable; Schmitt-trigger input rejects noise on slow edges. |
| 1B, 2B | Leading-edge trigger input | Active LOW transition triggers monostable; enables edge-selective timing control per channel. |
| 1R, 2R | Active-low reset input | Drives Q/Q̅ LOW immediately when asserted; overrides all timing states including retriggering. |
| 1Q, 2Q | Inverted output | Complementary buffered output; drives up to 10 LSTTL loads over full temperature range. |
| 1Q̅, 2Q̅ | Non-inverted output | Buffered true output; matches Q logic polarity for direct interface with downstream logic. |
| 1CX, 2CX | Timing capacitor connection | Connects external capacitor CX; sets pulse width with RX per tW = 0.45·RXCX. |
| 1RXCX, 2RXCX | Timing resistor connection | Connects external resistor RX; minimum value 5 kΩ ensures stable oscillation and timing accuracy. |
| VCC | Positive supply | 4.5–5.5 V operation; powers both monostables and internal buffers with low quiescent current (≤160 µA). |
| GND | Ground reference | Common return path for all inputs, outputs, and timing components; critical for noise immunity and timing stability. |
Key Features
| Feature | Design Value |
|---|---|
| Overriding reset | Active-low R pin forces immediate Q/Q̅ LOW, enabling emergency pulse termination in safety-critical timing paths. |
| Dual-edge triggering | Separate A (trailing) and B (leading) inputs per monostable allow precise synchronization to either edge of asynchronous signals. |
| Retriggerable operation | New trigger during active output extends pulse width - essential for variable-duration gating in motor control or data sampling windows. |
| Wide pulse-width range | External RX/CX network supports timing from microseconds to seconds - eliminates need for multiple fixed-timing ICs. |
| LSTTL input compatibility | VIL ≤ 0.8 V / VIH ≥ 2.0 V allows direct interface with legacy TTL logic without pull-ups or level shifters. |
| Extended temperature range | -55 °C to +125 °C operation supports deployment in automotive engine bays, industrial PLCs, and aerospace subsystems. |
Applications
| Industrial Debounce Circuit | Programmable Delay Generator |
|---|---|
|
Use Scenario: Mechanical switch inputs in factory HMIs generate contact bounce causing spurious interrupts. IC Role / Device Role / Timing Role: CD74HCT423E acts as a hardware-based debouncer: switch closure triggers monostable, and output remains stable for ≥20 ms, ignoring subsequent bounces. Use Value: Eliminates software polling or FPGA logic overhead; guarantees clean, single-pulse response per physical press under -40 °C to +85 °C ambient. |
Use Scenario: A microcontroller needs configurable delays between sensor readout and actuator activation. IC Role / Device Role / Timing Role: CD74HCT423E generates precise, analog-programmable delays using RX/CX; MCU controls delay duration by switching resistor banks. Use Value: Offloads timing-critical functions from firmware; achieves sub-microsecond jitter stability independent of MCU clock drift or interrupt latency. |
| Pulse Width Modulator (PWM) Gate Control | Edge-Synchronized Data Sampling Window |
|
Use Scenario: Isolated gate drivers require clean, adjustable ON-time pulses for IGBTs in motor inverters. IC Role / Device Role / Timing Role: CD74HCT423E converts PWM enable edges into fixed-width gate drive pulses; reset input synchronizes to fault shutdown signals. Use Value: Prevents shoot-through by guaranteeing minimum dead time; active reset ensures immediate gate turn-off during overcurrent events. |
Use Scenario: High-speed ADC captures data only during valid clock phases to avoid metastability. IC Role / Device Role / Timing Role: CD74HCT423E creates a narrow, edge-aligned sampling window: B-input triggered by clock rising edge opens window; A-input closes it on next falling edge. Use Value: Enables deterministic setup/hold timing for 10+ MSPS converters; Schmitt inputs tolerate clock jitter and PCB trace skew. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HCT123E | Supports negative-to-positive reset pulse triggering; otherwise identical pinout, timing, and electrical specs. | Preferred where reset must be edge-triggered (e.g., synchronized to system clock edge) rather than level-held. | Select CD74HCT123E if reset signal originates from a flip-flop clocked output; CD74HCT423E is optimal for simple active-low control lines. |
| SN74HCT123N | Same logic function and pinout; TI's second-source part with identical AC/DC specs and -55 °C to +125 °C rating. | No functional difference; used interchangeably in legacy designs where SN74 prefix is specified in BOMs. | Choose SN74HCT123N for cross-manufacturer qualification or when sourcing from distributors listing only SN74-series stock. |
Compared with CD74HCT123E and SN74HCT123N, the CD74HCT423E offers simplified reset control via level-sensitive input - reducing external logic needed for reset synchronization while maintaining full retriggerability and timing precision across extreme temperatures.
Availability
CD74HCT423E is available at Aetrix Electronics and suitable for industrial control systems, automotive body electronics, and aerospace timing modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HCT423E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing solutions, with decades of heritage in high-reliability logic and timing products.
The CD74HCT423E belongs to TI's legacy HCT logic family, engineered for seamless integration into mixed-signal systems requiring TTL-compatible inputs, low-power CMOS operation, and robust performance across harsh environmental conditions.
FAQ
What is the minimum external resistor value for stable operation of the CD74HCT423E?
The CD74HCT423E requires a minimum external timing resistor RX of 5 kΩ for stable pulse width generation and reliable monostable behavior across the full -55 °C to +125 °C temperature range. Using lower values may cause timing inaccuracy, increased propagation delay variation, or failure to trigger reliably, especially at temperature extremes. Always verify RX selection against the target tW and operating conditions using the formula tW = 0.45·RXCX.
Can the CD74HCT423E be used with a 3.3 V supply?
No, the CD74HCT423E is not rated for 3.3 V operation. Its HCT logic family requires a supply voltage of 4.5 V to 5.5 V to guarantee TTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) and specified AC/DC performance. For 3.3 V systems, consider the CD74HC423E (HC family, 2 V–6 V) or redesign with level-shifting circuitry - but note that HC variants lack native TTL input compatibility.
How does the reset functionality differ between CD74HCT423E and CD74HCT123E?
The CD74HCT423E uses a level-sensitive active-low reset (R pin): holding R LOW terminates the output pulse immediately and prevents new triggers until R returns HIGH. In contrast, the CD74HCT123E supports both level-sensitive and negative-to-positive edge-triggered reset - allowing synchronous reset assertion aligned to a clock edge. This makes CD74HCT123E preferable in clock-domain-crossing scenarios, while CD74HCT423E simplifies reset control in level-driven systems.
What is the maximum recommended external capacitance for the CD74HCT423E timing network?
The CD74HCT423E datasheet does not specify a maximum external capacitance CX, but practical limits arise from leakage current, board parasitics, and timing accuracy. For stable operation across -55 °C to +125 °C, TI recommends CX ≤ 100 µF when paired with RX ≥ 5 kΩ. Larger capacitors increase sensitivity to dielectric absorption and leakage, potentially causing pulse width drift or failure to trigger at temperature extremes. Always use low-leakage film or ceramic capacitors for precision timing.
Does the CD74HCT423E support simultaneous triggering of both monostables?
Yes, the CD74HCT423E supports independent and simultaneous triggering: applying valid edges to 1A/1B and 2A/2B concurrently initiates both monostables, each generating its own Q/Q̅ output with timing governed by its dedicated RX/CX network. No internal coupling or arbitration exists between channels - they operate fully autonomously, enabling dual-channel timing such as complementary PWM generation or staggered event sequencing.
CD74HCT423E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 25 ns
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
CD74HCT423E FAQ
1.How can I place an order for CD74HCT423E through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HCT423E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HCT423E reliable?
The price and inventory of CD74HCT423E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HCT423E is usually 5 days.
3.What payment methods are accepted for CD74HCT423E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HCT423E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HCT423E?
CD74HCT423E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HCT423E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HCT423E?
For technical support, including CD74HCT423E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HCT423E requirements.
6.How does Aetrix verify that CD74HCT423E is sourced from the original manufacturer or authorized distributors?
All CD74HCT423E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HCT423E meets industry standards.
7.What is the process for return or replacement of CD74HCT423E?
All CD74HCT423E units undergo pre-shipment inspection (PSI). If there is an issue with CD74HCT423E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HCT423E part is unused and in its original packaging.
Return procedure for CD74HCT423E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HCT423E Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
