Texas Instruments CD74HCT423M96G4
- Part No.:
- CD74HCT423M96G4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HCT423M96G4.pdf
- Description:
- IC MULTIVIBRATOR 25NS 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,758
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HCT423M96G4 from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, designed for precise pulse generation and timing control in digital systems. It operates from 4.5 V to 5.5 V, features Schmitt-trigger inputs on both A and B trigger pins, supports trailing-edge (A) and leading-edge (B) triggering, and delivers buffered Q and Q̅ outputs. It is used in industrial control logic, debounce circuits, and programmable delay generators where external RC timing provides adjustable pulse widths from microseconds to seconds.
For engineers reviewing the CD74HCT423M96G4 datasheet, CD74HCT423M96G4 pinout, CD74HCT423M96G4 application, or CD74HCT423M96G4 equivalent, this page delivers verified electrical specs, SOIC-16 package details, timing behavior under -55°C to +125°C, reset-controlled pulse termination, and real-world design guidance for edge-triggered one-shot implementation.
Technical Context
The CD74HCT423M96G4 implements two independent monostable multivibrators, each with separate A (trailing-edge), B (leading-edge), and R (active-low reset) inputs. Triggering is retriggerable: a new input edge during an active output pulse extends the width, governed by tW = 0.45 × RXCX at VCC = 5 V. The device uses HCT logic, ensuring direct LSTTL input compatibility (VIL ≤ 0.8 V, VIH ≥ 2.0 V) and CMOS-level output drive.
Each monostable includes Schmitt-trigger inputs for noise immunity, buffered complementary outputs (Q and Q̅), and independent reset capability that forces immediate low-state termination of the output pulse. Minimum external RX is 5 kΩ; CX can be as low as 0 pF. Pulse width matching between the two monos is ±2% under matched RC conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | HCT - compatible with LSTTL inputs and CMOS outputs; enables mixed-logic interfacing without level shifters. |
| Supply Voltage Range | 4.5 V to 5.5 V - ensures stable operation across standard 5 V rail tolerances and avoids overvoltage stress. |
| Operating Temperature | -55°C to +125°C - qualified for aerospace, military, and harsh industrial environments without derating. |
| Output Pulse Width | 40 µs to 50 µs (typ.) with RX = 10 kΩ, CX = 10 nF - provides predictable, RC-tunable timing for event synchronization. |
| Propagation Delay | 60 ns (max) A/B/R to Q at VCC = 4.5 V, TA = 25°C - supports high-speed digital timing in sub-10 MHz control loops. |
| Input Hysteresis | Schmitt-trigger on A and B - rejects noise-induced false triggers in noisy industrial signal paths. |
| Reset Function | Active-low, asynchronous - terminates output pulse immediately regardless of trigger state, enabling emergency stop or fault recovery. |
Pinout & Package
CD74HCT423M96G4 is housed in a 16-pin SOIC (D) package (JEDEC MS-012AC, 3.9 mm width), RoHS-compliant, with NIPDAU lead finish and moisture sensitivity level (MSL) 1 (unlimited floor life at ≤30°C/60% RH).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1A | Trailing-edge trigger input for Mono 1 - initiates pulse on falling edge; Schmitt-triggered for noise rejection. |
| 2 | 1B | Leading-edge trigger input for Mono 1 - initiates pulse on rising edge; Schmitt-triggered. |
| 3 | 1R | Active-low reset for Mono 1 - forces Q1 low and terminates output pulse immediately. |
| 4 | 1Q̅ | Inverted output of Mono 1 - buffered, complementary to 1Q; drives LSTTL loads directly. |
| 5 | 1Q | Non-inverted output of Mono 1 - buffered, capable of sourcing/sinking ±25 mA. |
| 6 | 1CX | External capacitor connection for Mono 1 timing - sets pulse width with RX; 0 pF minimum. |
| 7 | GND | Ground reference - must be low-impedance return path for both logic and timing circuitry. |
| 8 | 2R | Active-low reset for Mono 2 - independent of Mono 1; enables synchronized or isolated reset control. |
| 9 | 2Q̅ | Inverted output of Mono 2 - electrically identical to 1Q̅; supports dual-channel timing applications. |
| 10 | 2Q | Non-inverted output of Mono 2 - fully buffered; matches 1Q in drive strength and timing. |
| 11 | 2CX | External capacitor connection for Mono 2 timing - allows independent pulse width tuning per channel. |
| 12 | VCC | Positive supply - must be decoupled locally (0.1 µF ceramic) near Pin 12 to suppress switching noise. |
| 13 | 2B | Leading-edge trigger input for Mono 2 - functionally identical to 1B; supports dual independent triggers. |
| 14 | 2A | Trailing-edge trigger input for Mono 2 - functionally identical to 1A; enables dual-edge-sensitive timing. |
| 15 | 1RX | External resistor connection for Mono 1 timing - forms RC network with 1CX; min 5 kΩ. |
| 16 | 2RX | External resistor connection for Mono 2 timing - independent of 1RX; supports asymmetric timing. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable operation | Allows pulse extension during active output - eliminates need for external gating logic in variable-delay applications. |
| Dual independent monostables | Enables two synchronized or asynchronous timing channels in one SOIC-16 footprint - reduces board space vs discrete solutions. |
| Edge-selective triggering (A/B) | Supports both rising- and falling-edge initiation per channel - simplifies interface to diverse signal sources (e.g., encoders, sensors). |
| Overriding active-low reset | Guarantees deterministic pulse termination - critical for safety-critical timing, watchdog timeout, or fault-clearing sequences. |
| HCT logic compatibility | Direct interface with legacy TTL and modern CMOS without level translation - lowers BOM count and design complexity. |
| Wide temperature range (-55°C to +125°C) | Validated performance across full military-grade thermal envelope - suitable for engine control, avionics, and downhole electronics. |
Applications
| Industrial Motor Control | Automotive Sensor Debounce |
|---|---|
|
Use Scenario: Generating fixed-duration enable pulses for stepper motor drivers during direction-change transitions. IC Role / Device Role / Timing Role: Dual monostable provides synchronized gate-enable and direction-set timing windows, with independent resets for error recovery. Use Value: Eliminates microcontroller timing overhead and ensures deterministic, jitter-free pulse generation even under interrupt latency. |
Use Scenario: Removing mechanical contact bounce from brake pedal or gear selector switches before feeding signals to ECU. IC Role / Device Role / Timing Role: Each monostable filters one switch channel using RC-tuned pulse width > bounce duration (typically 5–20 ms). Use Value: Hardware-based debouncing avoids firmware polling delays and guarantees clean digital edges for safety-critical decisions. |
| Test Equipment Pulse Generation | Power Supply Sequencing |
|
Use Scenario: Creating calibrated trigger pulses for oscilloscope or logic analyzer synchronization in automated test fixtures. IC Role / Device Role / Timing Role: One-shot generates precise, repeatable pulses (e.g., 100 µs wide) triggered by GPIB or UART command. Use Value: RC-adjustable width and Schmitt-trigger inputs ensure stable, low-jitter pulses unaffected by cable reflections or ground noise. |
Use Scenario: Enforcing strict power-up order for multi-rail FPGA or ASIC supplies (e.g., VCCINT before VCCIO). IC Role / Device Role / Timing Role: Cascaded monostables generate staggered enable signals using RX/CX networks for 10–100 ms delays. Use Value: Eliminates reliance on slow POR circuits or software-controlled GPIO; meets JEDEC JESD8-12A sequencing requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HCT123M96G4 | Supports negative-to-positive reset pulse triggering; CD74HCT423M96G4 does not. | Required when system reset logic is edge-driven rather than level-driven. | Select CD74HCT123M96G4 only if the design requires reset-edge retriggering; otherwise CD74HCT423M96G4 offers simpler level-reset control. |
| SN74HCT123DR | Same HCT logic, but TI's newer revision with tighter propagation delay distribution (±5 ns vs ±15 ns typical) and improved ESD rating (HBM 4 kV). | Better suited for high-reliability, high-volume commercial designs requiring tighter timing margins. | CD74HCT423M96G4 remains preferred for legacy qualification, extended temperature support (-55°C to +125°C), and military/aerospace use cases. |
Compared with CD74HCT123M96G4, the CD74HCT423M96G4 provides simpler level-sensitive reset behavior ideal for fault-clearing applications, while SN74HCT123DR offers enhanced manufacturability and statistical timing performance - making CD74HCT423M96G4 the optimal choice for ruggedized, long-lifecycle industrial and defense systems.
Availability
CD74HCT423M96G4 is available at Aetrix Electronics and suitable for industrial motor control, automotive sensor conditioning, test equipment timing, and power supply sequencing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HCT423M96G4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic ICs, with decades of heritage in high-reliability logic families.
The CD74HCT423M96G4 belongs to TI's CD74HCT logic series, engineered for robust operation in extreme environments and designed specifically for precision timing, signal conditioning, and industrial control applications demanding wide temperature tolerance and noise immunity.
FAQ
What is the key functional difference between CD74HCT423M96G4 and CD74HCT123M96G4?
The CD74HCT423M96G4 uses level-sensitive (active-low) reset inputs, whereas the CD74HCT123M96G4 accepts edge-triggered reset pulses (negative-to-positive transition). This makes CD74HCT423M96G4 more suitable for simple, latch-style reset control in safety-critical timing applications, while CD74HCT123M96G4 supports dynamic reset retriggering. Both share identical pinout, timing, and SOIC-16 packaging.
Can CD74HCT423M96G4 operate at 3.3 V?
No. CD74HCT423M96G4 is an HCT-family device specified only for 4.5 V to 5.5 V operation. Its input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) and output drive characteristics are optimized for 5 V LSTTL compatibility. For 3.3 V systems, consider HC-family variants like CD74HC423M96G4, which supports 2 V to 6 V but lacks LSTTL input compatibility.
How is output pulse width calculated for CD74HCT423M96G4?
The output pulse width tW of CD74HCT423M96G4 is calculated as tW = 0.45 × RX × CX, where RX is the external timing resistor (minimum 5 kΩ) and CX is the external timing capacitor (0 pF minimum). At VCC = 5 V, this yields predictable timing - e.g., RX = 100 kΩ and CX = 100 nF gives tW ≈ 4.5 ms. Accuracy depends on component tolerances and temperature drift.
Does CD74HCT423M96G4 support retriggering during an active output pulse?
Yes. CD74HCT423M96G4 is explicitly retriggerable: applying a valid edge (rising on B or falling on A) during an active Q output pulse extends the pulse width by another tW interval. Retriggering is subject to minimum retrigger time (trT = 76 ns max at VCC = 5 V, -55°C to +125°C), ensuring reliable extension without metastability.
What is the maximum fanout capability of CD74HCT423M96G4 outputs?
CD74HCT423M96G4 outputs support up to 10 LSTTL loads (standard outputs) or 15 LSTTL loads (bus driver mode, enabled via internal configuration not user-accessible). This fanout rating holds across the full operating temperature range (-55°C to +125°C) and ensures reliable signal integrity when driving multiple downstream logic inputs without external buffers.
CD74HCT423M96G4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 25 ns
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HCT423M96G4 FAQ
1.How can I place an order for CD74HCT423M96G4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HCT423M96G4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HCT423M96G4 reliable?
The price and inventory of CD74HCT423M96G4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HCT423M96G4 is usually 5 days.
3.What payment methods are accepted for CD74HCT423M96G4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HCT423M96G4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HCT423M96G4?
CD74HCT423M96G4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HCT423M96G4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HCT423M96G4?
For technical support, including CD74HCT423M96G4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HCT423M96G4 requirements.
6.How does Aetrix verify that CD74HCT423M96G4 is sourced from the original manufacturer or authorized distributors?
All CD74HCT423M96G4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HCT423M96G4 meets industry standards.
7.What is the process for return or replacement of CD74HCT423M96G4?
All CD74HCT423M96G4 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HCT423M96G4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HCT423M96G4 part is unused and in its original packaging.
Return procedure for CD74HCT423M96G4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HCT423M96G4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
