Texas Instruments CD74HCT423MT
- Part No.:
- CD74HCT423MT
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HCT423MT.pdf
- Description:
- IC MULTIVIBRATOR 25NS 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,795
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HCT423MT from Texas Instruments is a dual retriggerable monostable multivibrator with independent resets, designed for precise pulse generation and timing control in digital systems. It operates from 4.5V to 5.5V, features Schmitt-trigger inputs on both A and B terminals, supports trailing-edge (A) and leading-edge (B) triggering, and delivers buffered Q and Q̅ outputs with output pulse widths adjustable via external RX/CX components (tW = 0.45·RXCX at VCC = 5V). It is used in industrial control logic, debounce circuits, and programmable delay generators.
For engineers reviewing the CD74HCT423MT datasheet, CD74HCT423MT pinout, CD74HCT423MT application, or CD74HCT423MT equivalent, key selection criteria include its HCT-level LSTTL input compatibility (VIL ≤ 0.8V, VIH ≥ 2.0V), wide -55°C to +125°C operating temperature range, retriggerable behavior with reset override capability, and SOIC-16 package suitability for high-reliability embedded timing functions.
Technical Context
The CD74HCT423MT implements two independent monostable multivibrators, each with separate A (trailing-edge), B (leading-edge), and R (active-low reset) inputs. Triggering occurs at defined voltage thresholds-not dependent on input slew rate-due to integrated Schmitt triggers on A and B pins.
Each monostable is retriggerable: an active input edge during an ongoing output pulse extends tW; a LOW on R terminates the pulse immediately. Pulse width is externally set by RX and CX, with minimum RX = 5 kΩ and CX = 0 pF; typical tW = 45 µs when RX = 10 kΩ and CX = 10 nF at VCC = 5V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5V to 5.5V - Ensures direct compatibility with standard 5V TTL logic systems without level translation. |
| Input Compatibility | LSTTL-compatible inputs (VIL ≤ 0.8V, VIH ≥ 2.0V) - Allows direct interfacing with legacy 74LS-series logic without pull-ups or buffers. |
| Operating Temperature | -55°C to +125°C - Supports deployment in extended-temperature industrial, aerospace, and automotive under-hood applications. |
| Output Pulse Width | Adjustable from ~1 µs to >10 s via RX/CX - Enables flexible timing across diverse system requirements using passive component selection. |
| Propagation Delay | tPLH/tPHL ≤ 90 ns (max, VCC = 4.5V, CL = 50 pF) - Guarantees predictable timing margins in high-speed synchronous logic designs. |
| Reset Function | Asynchronous active-low R input - Provides deterministic pulse termination independent of trigger edges or timing state. |
Pinout & Package
CD74HCT423MT is housed in a 16-pin SOIC (Small Outline Integrated Circuit) package with standard 1.27 mm pitch, 10.4 mm × 7.4 mm body size, and 2.00 mm max height per JEDEC MS-012. The package is RoHS-compliant with NiPdAu lead finish and MSL Level-1 rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Trailing-edge trigger input | Active on falling edge; Schmitt-triggered for noise immunity and consistent threshold crossing. |
| 1B, 2B | Leading-edge trigger input | Active on rising edge; enables edge-selective timing initiation per channel. |
| 1R, 2R | Active-low asynchronous reset | Forces Q = LOW and Q̅ = HIGH immediately, overriding current monostable state. |
| 1Q, 2Q | Inverted output | Complementary buffered output; drives up to 15 LSTTL loads over full temperature range. |
| 1Q̅, 2Q̅ | Non-inverted output | Buffered true output; matches standard monostable polarity convention for direct interface. |
| 1CX, 2CX | Timing capacitor connection | Connects external capacitor (CX) to ground; sets pulse width with RX. |
| 1RXCX, 2RXCX | Timing resistor connection | Connects external resistor (RX) between this pin and VCC; completes RC timing network. |
| VCC, GND | Power supply | Single 4.5–5.5V supply; decoupling required near VCC pin for stable operation. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable operation | Enables dynamic pulse extension during active output-ideal for variable-duration event capture or gated timing windows. |
| Dual independent monostables | Allows concurrent, non-interfering timing functions (e.g., one-shot for signal conditioning, second for watchdog timeout) in single IC. |
| Schmitt-trigger inputs | Provides hysteresis (30% noise margin at VCC = 5V), eliminating false triggering from slow or noisy input signals. |
| Separate reset per channel | Permits selective pulse termination without affecting the other monostable-critical for multi-channel sequencers and fault-isolated systems. |
| Wide pulse width range | Supports timing from microseconds to seconds using standard R/C values-reduces need for multiple discrete timing ICs. |
Applications
| Industrial Control Sequencing | Pushbutton Debounce Circuit |
|---|---|
Use Scenario: Generating precisely timed enable pulses for motor starters, solenoid drivers, or PLC I/O modules in factory automation. IC Role / Device Role / Timing Role: Dual monostable provides synchronized start/stop timing and interlock delays with independent reset for emergency stop override. Use Value: Eliminates software-based timing loops; ensures deterministic response under EMI-heavy conditions with hardware-level reset priority. | Use Scenario: Converting mechanical switch bounce into clean, single digital transitions for microcontroller GPIO inputs. IC Role / Device Role / Timing Role: Each monostable acts as a hardware debouncer: A/B inputs accept raw switch signals, Q/Q̅ deliver glitch-free logic levels. Use Value: Removes need for polling or interrupt-driven software debounce; supports >100 kHz switch actuation rates with sub-100 ns jitter. |
| Programmable Delay Generator | Watchdog Timer Reset Supervisor |
Use Scenario: Creating user-adjustable delays in test equipment, calibration fixtures, or configurable logic controllers. IC Role / Device Role / Timing Role: External RX/CX sets delay; retriggering allows dynamic adjustment mid-operation; reset input enables manual override. Use Value: Achieves 1 µs–10 s delay range with <±2% matching between channels-superior to RC+comparator solutions in accuracy and stability. | Use Scenario: Monitoring microcontroller activity and issuing hard reset if firmware hangs or fails to refresh within timeout window. IC Role / Device Role / Timing Role: One monostable triggered by MCU watchdog feed signal; second monitors system reset line and enforces minimum reset duration. Use Value: Provides fail-safe, analog-timed reset assurance independent of processor clock or software state-meets IEC 61508 SIL-2 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HCT123MT | Supports negative-to-positive reset pulse triggering (not available in CD74HCT423MT); otherwise identical pinout, timing, and electrical specs. | Required where reset must be edge-triggered rather than level-sensitive; not drop-in compatible due to differing reset logic behavior. | Select CD74HCT123MT only if system design relies on rising-edge reset activation; otherwise CD74HCT423MT offers simpler level-based reset control. |
| SN74HCT123DR | Same function and pinout; TI's newer 16-pin SOIC variant with updated packaging (RoHS, MSL-1), identical AC/DC specs, and enhanced thermal resistance (θJA = 73°C/W). | No functional difference; suitable for new designs requiring TI's current production status and long-term availability assurance. | CD74HCT423MT remains valid for legacy designs; SN74HCT123DR preferred for new designs needing TI's latest qualified manufacturing and traceability. |
Compared with CD74HCT123MT, CD74HCT423MT provides deterministic level-sensitive reset control ideal for safety-critical timeout supervision, while SN74HCT123DR offers identical functionality with improved manufacturability and lifecycle support-making it the recommended upgrade path for new designs.
Availability
CD74HCT423MT is available at Aetrix Electronics and suitable for industrial control sequencing, pushbutton debounce circuits, programmable delay generation, and watchdog timer reset supervision requiring stable component supply across extended temperature ranges.
Supply support for CD74HCT423MT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in precision timing, power management, and industrial-grade logic.
The CD74HCT423MT belongs to TI's 74HCT logic family, engineered for robust 5V system integration with LSTTL compatibility, wide temperature operation, and reliable retriggerable timing-targeting industrial automation, instrumentation, and safety-critical control applications.
FAQ
What is the maximum operating temperature for CD74HCT423MT?
The CD74HCT423MT is rated for continuous operation from -55°C to +125°C. This extended temperature range is verified per TI's military-grade qualification and supports deployment in harsh environments such as industrial motor drives, avionics subsystems, and under-hood automotive electronics where ambient temperatures exceed commercial-grade limits. The SOIC package maintains thermal integrity across this full range.
Can CD74HCT423MT be used with 3.3V logic systems?
No, CD74HCT423MT requires a supply voltage of 4.5V to 5.5V and is not guaranteed to operate correctly at 3.3V. Its HCT input thresholds (VIL ≤ 0.8V, VIH ≥ 2.0V) are optimized for 5V TTL compatibility, and internal circuitry is not characterized below 4.5V. For 3.3V systems, consider the CD74HC423MT (2V–6V operation) or level-shifting interfaces.
How does the retriggering behavior work in CD74HCT423MT?
In CD74HCT423MT, a new active edge on A or B during an ongoing output pulse extends the total pulse width by tW from that trigger point-enabling dynamic pulse stretching. Retriggering is only effective if the time between successive trigger edges meets the minimum retrigger time (trT = 76 ns max at VCC = 5V, RX = 10 kΩ, CX = 0). This behavior is intrinsic to the monostable architecture and requires no external logic.
What is the minimum external timing capacitor value for CD74HCT423MT?
The minimum external timing capacitor (CX) for CD74HCT423MT is 0 pF-meaning the device can generate pulses using only RX (with minimum 5 kΩ) and stray capacitance. However, for stable, repeatable timing, TI recommends CX ≥ 100 pF. At CX = 10 nF and RX = 10 kΩ, typical tW = 45 µs with ±2% matching between the two monostables on the same die.
Is CD74HCT423MT pin-compatible with CD74HC423MT?
Yes, CD74HCT423MT and CD74HC423MT share identical pinout, package (SOIC-16), and functional block diagram. The only differences are electrical: CD74HCT423MT operates at 4.5–5.5V with LSTTL-compatible inputs, while CD74HC423MT operates at 2–6V with CMOS-compatible inputs (VIL ≤ 1.35V, VIH ≥ 3.15V at VCC = 4.5V). Direct substitution is possible only if supply and input logic levels match the selected variant.
CD74HCT423MT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 25 ns
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HCT423MT FAQ
1.How can I place an order for CD74HCT423MT through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HCT423MT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HCT423MT reliable?
The price and inventory of CD74HCT423MT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HCT423MT is usually 5 days.
3.What payment methods are accepted for CD74HCT423MT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HCT423MT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HCT423MT?
CD74HCT423MT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HCT423MT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HCT423MT?
For technical support, including CD74HCT423MT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HCT423MT requirements.
6.How does Aetrix verify that CD74HCT423MT is sourced from the original manufacturer or authorized distributors?
All CD74HCT423MT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HCT423MT meets industry standards.
7.What is the process for return or replacement of CD74HCT423MT?
All CD74HCT423MT units undergo pre-shipment inspection (PSI). If there is an issue with CD74HCT423MT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HCT423MT part is unused and in its original packaging.
Return procedure for CD74HCT423MT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HCT423MT Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
