My Inquiry
My Account
Texas Instruments CD74HCT73EG4
- Part No.:
- CD74HCT73EG4
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
CD74HCT73EG4.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 14DIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,424
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HCT73EG4 from Texas Instruments is a dual J-K flip-flop with asynchronous reset, negative-edge clock triggering, complementary Q/Q̅ outputs, and LSTTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V). It operates at 4.5–5.5 V, delivers 60 MHz max clock frequency at 5 V/15 pF, and supports industrial temperature range (–55°C to 125°C). It is used in synchronous logic control, state machines, and clock division circuits within industrial PLCs and instrumentation.
For engineers reviewing the CD74HCT73EG4 datasheet, CD74HCT73EG4 pinout, CD74HCT73EG4 application, or CD74HCT73EG4 equivalent, key selection considerations include its HCT-family TTL compatibility, guaranteed negative-edge triggering, asynchronous reset behavior, propagation delay (≤57 ns @ 4.5 V), and PDIP-14 packaging for through-hole prototyping and legacy board replacement.
Technical Context
This device implements two independent edge-triggered J-K flip-flops sharing no internal logic-each has dedicated J, K, CLK, RESET, Q, and Q̅ terminals. Its HCT logic family ensures direct interface with 74LS-series outputs without level shifting while maintaining CMOS power efficiency (ICC ≤ 80 μA at 5.5 V).
The flip-flops respond only to high-to-low transitions on the clock input; reset is active-low and asynchronous, forcing Q = LOW regardless of clock or J/K states. Input hysteresis improves noise immunity, and buffered inputs reduce loading effects on driving stages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | HCT - enables direct connection to LSTTL outputs (VIH ≥ 2.0 V, VIL ≤ 0.8 V) without interface circuitry |
| Supply Voltage Range | 4.5 V to 5.5 V - restricts use to stable 5 V systems; excludes 3.3 V or wide-range operation |
| Max Clock Frequency | 60 MHz at VCC = 5 V, CL = 15 pF - defines upper limit for reliable toggle rate in low-capacitance timing paths |
| Propagation Delay | ≤57 ns (CP to Q, –55°C to 125°C, CL = 50 pF) - constrains minimum clock period in high-speed synchronous designs |
| Operating Temperature | –55°C to 125°C - qualifies for extended industrial, automotive under-hood, and military-grade applications |
| Output Drive | 10 LSTTL loads - supports fanout to standard TTL inputs without buffering in mixed-logic systems |
| Input Hysteresis | Present on clock inputs - increases noise margin and tolerates slower rise/fall times (up to 1000 ns at 2 V) |
Pinout & Package
CD74HCT73EG4 is supplied in a 14-pin plastic dual in-line package (PDIP-N), with 19.31 mm × 6.35 mm body size and 2.54 mm lead pitch. The package is through-hole mountable, RoHS-compliant, and rated for moisture sensitivity level N/A (tube packaging).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (1CLR) | Asynchronous reset input (1st flip-flop) | Active-low; forces Q1 = LOW independently of clock or J/K; must be pulled HIGH for normal operation |
| 2 (1J) | Data input J (1st flip-flop) | Controls set behavior on next negative clock edge when K = 0; high = prepare to set Q |
| 3 (1K) | Data input K (1st flip-flop) | Controls reset behavior on next negative clock edge when J = 0; high = prepare to reset Q |
| 4 (1Q̅) | Inverted output (1st flip-flop) | Complementary to Q1; usable as inverted clock divider or feedback path without external inverter |
| 5 (1Q) | Non-inverted output (1st flip-flop) | Primary data output; toggles, sets, resets, or holds based on J/K and clock edge |
| 6 (2CLK) | Clock input (2nd flip-flop) | Negative-edge sensitive; triggers state change only on high-to-low transition |
| 7 (GND) | Ground reference | Return path for all internal logic and I/O; requires low-impedance connection to system ground plane |
| 8 (2Q) | Non-inverted output (2nd flip-flop) | Independent output channel; functionally identical to Pin 5 but for second flip-flop |
| 9 (2Q̅) | Inverted output (2nd flip-flop) | Complementary to Pin 8; enables dual-phase clock generation or differential signaling |
| 10 (2K) | Data input K (2nd flip-flop) | Same functional role as Pin 3, but for second flip-flop; isolated signal domain |
| 11 (2J) | Data input J (2nd flip-flop) | Same functional role as Pin 2, but for second flip-flop; no shared logic with first section |
| 12 (2CLR) | Asynchronous reset input (2nd flip-flop) | Active-low reset for second flip-flop only; independent of Pin 1 |
| 13 (1CLK) | Clock input (1st flip-flop) | Negative-edge triggered; separate from Pin 6 to allow independent clocking of both sections |
| 14 (VCC) | Positive supply rail | Must be decoupled with 0.1 μF ceramic capacitor placed <2 mm from pin per TI layout guidance |
Key Features
| Feature | Design Value |
|---|---|
| Asynchronous active-low reset | Enables immediate, clock-independent state clearing - critical for power-up initialization and fault recovery |
| Complementary Q/Q̅ outputs | Eliminates need for external inverters in toggle-mode or differential clock distribution applications |
| Hysteresis on clock inputs | Improves immunity to slow-rising or noisy clock edges - allows use with RC-generated clocks or long traces |
| LSTTL input compatibility | Accepts standard 74LS output levels directly - removes level-shifter requirements in mixed-logic systems |
| Wide temperature range (–55°C to 125°C) | Supports deployment in harsh environments including motor drives, aerospace avionics, and downhole tools |
Applications
| Industrial Sequence Control | Digital Test Equipment |
|---|---|
|
Use Scenario: Controlling multi-step relay sequences in programmable logic controller (PLC) I/O modules. IC Role / Device Role / Timing Role: Dual J-K flip-flop implementing state register for 4-state machine; each section manages one pair of actuator outputs. Use Value: Asynchronous reset ensures deterministic startup; negative-edge triggering synchronizes with system scan clock; complementary outputs drive push-pull relay drivers without added gates. |
Use Scenario: Generating precise, repeatable stimulus patterns in automated test equipment (ATE) pattern generators. IC Role / Device Role / Timing Role: Clock divider and phase shifter feeding FPGA-based pattern sequencers; Q and Q̅ provide 180°-shifted timing references. Use Value: 60 MHz fMAX supports sub-20 ns timing resolution; HCT inputs accept FPGA LVCMOS33 outputs directly; PDIP-14 simplifies socket-based reconfiguration. |
| Motor Commutation Logic | Legacy System Repair |
|
Use Scenario: Implementing Hall-effect sensor decoding logic for 3-phase BLDC motor commutation in embedded motor controllers. IC Role / Device Role / Timing Role: Edge-triggered state latch capturing Hall sensor transitions; Q outputs drive gate driver enable signals. Use Value: Propagation delay ≤57 ns ensures minimal phase lag between sensor event and MOSFET switching; wide temperature range accommodates motor heat soak conditions. |
Use Scenario: Drop-in replacement for obsolete 74LS73 in legacy industrial control panels requiring through-hole repair. IC Role / Device Role / Timing Role: Functional and pin-compatible upgrade offering lower power, higher noise immunity, and extended temperature support. Use Value: Identical pinout and LSTTL-compatible inputs eliminate PCB modification; 80 μA ICC reduces thermal load in densely packed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT73N | Same HCT logic family, identical pinout, same PDIP-14 package; differs only in TI's internal part numbering and marking format | No functional difference; fully interchangeable in all designs using CD74HCT73EG4 | Select SN74HCT73N when sourcing from distributors listing TI's newer catalog nomenclature |
| 74AC73PC | AC-family device: wider VCC range (2–6 V), faster fMAX (125 MHz), but lacks LSTTL input compatibility (VIH = 3.5 V min) | Requires level translation when interfacing with 74LS outputs; unsuitable for direct LS replacement | Choose 74AC73PC only for new 5 V designs prioritizing speed over legacy interface compatibility |
Compared with SN74HCT73N, CD74HCT73EG4 offers identical functionality and drop-in usability; compared with 74AC73PC, it trades raw speed for guaranteed LSTTL interoperability and simpler system integration in mixed-logic environments.
Availability
CD74HCT73EG4 is available at Aetrix Electronics and suitable for industrial automation, test equipment design, motor control development, and legacy system repair requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HCT73EG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic ICs, with decades of experience in high-reliability industrial and automotive components.
CD74HCT73EG4 belongs to TI's HCT logic family, designed specifically to bridge TTL and CMOS domains by combining LSTTL input compatibility with CMOS power efficiency and noise immunity for robust digital control in demanding environments.
FAQ
What is the maximum clock frequency supported by CD74HCT73EG4?
The CD74HCT73EG4 supports a maximum clock frequency of 60 MHz when operated at VCC = 5 V with a 15 pF load. At 50 pF load and full temperature range (–55°C to 125°C), the guaranteed fMAX drops to 20 MHz. These values are measured under specified switching conditions and assume proper decoupling and signal integrity.
Does CD74HCT73EG4 support 3.3 V operation?
No, CD74HCT73EG4 does not support 3.3 V operation. Its HCT family specification mandates a supply voltage range of 4.5 V to 5.5 V. Attempting to operate below 4.5 V may result in undefined logic states, increased propagation delay, or failure to meet input threshold requirements (VIH ≥ 2.0 V, VIL ≤ 0.8 V).
Is CD74HCT73EG4 pin-compatible with the 74LS73?
Yes, CD74HCT73EG4 is pin-compatible and functionally equivalent to the 74LS73, including identical pin assignments for J, K, CLK, CLR, Q, and Q̅. Its LSTTL-compatible inputs and complementary outputs allow direct substitution in legacy designs without PCB changes.
What is the purpose of hysteresis on the clock inputs of CD74HCT73EG4?
Hysteresis on the clock inputs of CD74HCT73EG4 increases noise immunity and allows reliable operation with slower input rise/fall times - up to 1000 ns at 2 V supply. This feature prevents false triggering from ringing or EMI on clock lines, making it suitable for use with RC-generated clocks or long PCB traces.
How does the asynchronous reset function in CD74HCT73EG4?
The asynchronous reset in CD74HCT73EG4 is active-low and operates independently of the clock signal. When either CLR pin (Pin 1 or Pin 12) is driven LOW, the corresponding Q output is forced LOW immediately - even if the clock is static or J/K inputs are undefined. This enables deterministic initialization and fault-safe shutdown.
CD74HCT73EG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Function:
- Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 60 MHz
- Max Propagation Delay @ V, Max CL:
- 38ns @ 4.5V, 50pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 10 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
CD74HCT73EG4 FAQ
1.How can I place an order for CD74HCT73EG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HCT73EG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HCT73EG4 reliable?
The price and inventory of CD74HCT73EG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HCT73EG4 is usually 5 days.
3.What payment methods are accepted for CD74HCT73EG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HCT73EG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HCT73EG4?
CD74HCT73EG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HCT73EG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HCT73EG4?
For technical support, including CD74HCT73EG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HCT73EG4 requirements.
6.How does Aetrix verify that CD74HCT73EG4 is sourced from the original manufacturer or authorized distributors?
All CD74HCT73EG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HCT73EG4 meets industry standards.
7.What is the process for return or replacement of CD74HCT73EG4?
All CD74HCT73EG4 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HCT73EG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HCT73EG4 part is unused and in its original packaging.
Return procedure for CD74HCT73EG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HCT73EG4 Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
