My Inquiry
My Account
Texas Instruments CD74HCT73M
- Part No.:
- CD74HCT73M
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HCT73M.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,581
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HCT73M from Texas Instruments is a dual J-K flip-flop with asynchronous reset, negative-edge clock triggering, complementary Q/Q̅ outputs, and buffered inputs - designed for synchronous logic control in industrial timing, state-machine sequencing, and clock-domain isolation circuits operating at up to 60 MHz (VCC = 5 V, CL = 15 pF). It delivers LSTTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2 V) while consuming only 4–80 μA typical supply current across –40°C to +125°C.
For engineers reviewing the CD74HCT73M datasheet, CD74HCT73M pinout, CD74HCT73M application, or CD74HCT73M equivalent, this page provides verified functional identity, SOIC-14 package mapping, propagation delay (tPLH/tPHL = 38/48 ns @ 4.5 V), noise-immune hysteresis on clock inputs, and validated alternatives for dual J-K flip-flop replacement in automotive and industrial control designs.
Technical Context
The CD74HCT73M implements two independent edge-triggered J-K flip-flops sharing no internal logic coupling - each with dedicated J, K, CLK, and asynchronous RESET inputs plus Q and Q̅ outputs. Its HCT logic family ensures direct compatibility with legacy LS-TTL signal levels while maintaining CMOS power efficiency.
It operates strictly within 4.5 V to 5.5 V supply range, supports fanout of 10 LSTTL loads per output, and features hysteresis on clock inputs to suppress noise-induced false triggering - critical for robust operation in electrically noisy environments like motor drives and PLC I/O modules.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - ensures interoperability with standard 5 V TTL/LS systems without level-shifting. |
| fMAX | 60 MHz at VCC = 5 V, CL = 15 pF - enables high-speed state sequencing in real-time control loops. |
| tPLH/tPHL | 38 ns / 48 ns (max, –40°C to +125°C) - defines worst-case timing margin for setup/hold validation in synchronous designs. |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - guarantees reliable recognition of LS-TTL logic states without external biasing. |
| Operating Temp | –40°C to +125°C - qualified for under-hood automotive, industrial motor control, and harsh-environment embedded systems. |
| Supply Current | 4 μA (typ), 80 μA (max) at 5.5 V - enables low-power standby modes in battery-backed or energy-conscious applications. |
Pinout & Package
CD74HCT73M is housed in a 14-pin SOIC (D) package measuring 8.65 mm × 3.90 mm × 1.75 mm max height, RoHS-compliant with NIPDAU lead finish and JEDEC MS-012AB compliance. Pin 1 is located at the top-left corner with notch or bevel marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1CLR (Active-Low Reset) | Asynchronous reset for first flip-flop - forces Q₁ = LOW regardless of clock or J/K state. |
| 2 | 1CLK (Clock Input) | Negative-edge triggered - state change occurs on falling edge; includes hysteresis for noise immunity. |
| 3 | 1J | Data input controlling set behavior on next active clock edge when K = 0. |
| 4 | 1K | Data input controlling reset behavior on next active clock edge when J = 0. |
| 5 | 1Q | True output of first flip-flop - toggles, sets, resets, or holds based on J/K and clock. |
| 6 | 1Q̅ | Inverted output of first flip-flop - always complementary to 1Q. |
| 7 | GND | Ground reference for all internal circuitry and I/O signals. |
| 8 | VCC | Positive supply rail (4.5–5.5 V); requires local 0.1 μF bypass capacitor per TI layout guidelines. |
| 9 | 2Q̅ | Inverted output of second flip-flop - independent of first section. |
| 10 | 2Q | True output of second flip-flop - fully isolated timing path from first section. |
| 11 | 2K | Data input for second flip-flop - identical function to 1K but electrically separate. |
| 12 | 2J | Data input for second flip-flop - identical function to 1J but electrically separate. |
| 13 | 2CLK | Negative-edge clock for second flip-flop - independent timing domain from 1CLK. |
| 14 | 2CLR | Asynchronous reset for second flip-flop - independent control from 1CLR. |
Key Features
| Feature | Design Value |
|---|---|
| Hysteresis on clock inputs | Improves noise immunity by raising effective VIH/VIL thresholds - prevents metastability in EMI-prone industrial wiring. |
| Asynchronous reset | Enables immediate, clock-independent initialization of either flip-flop - essential for safe startup and fault recovery. |
| Complementary Q/Q̅ outputs | Eliminates need for external inverters in toggle or differential signaling paths - reduces component count and board area. |
| Buffered inputs | Increases noise rejection and drive capability - allows direct connection to long PCB traces or unterminated buses. |
| CMOS power efficiency | Draws only 4 μA typical ICC at 5.5 V - enables integration into low-quiescent-current systems without thermal derating. |
Applications
| Industrial PLC Timing Modules | Automotive Body Control Units |
|---|---|
Use Scenario: Generating precise, glitch-free timing windows for solenoid actuation and relay control in programmable logic controllers. IC Role / Device Role / Timing Role: Dual J-K flip-flop implementing synchronized pulse-width modulation and state-dependent enable gating. Use Value: Negative-edge triggering and hysteresis ensure deterministic transitions despite voltage transients on 24 V DC field wiring. |
Use Scenario: Managing sequential lighting sequences (e.g., turn signal flasher, hazard lamp coordination) in vehicle body electronics. IC Role / Device Role / Timing Role: Independent dual flip-flop providing isolated clock domains for left/right lamp control with shared reset for emergency override. Use Value: Asynchronous 2CLR allows instant disable of both channels during collision detection - meeting ISO 26262 ASIL-B functional safety requirements. |
| Test Equipment Pattern Generators | Motor Drive Gate Signal Sequencers |
Use Scenario: Constructing multi-phase digital test waveforms (e.g., quadrature clocks, PRBS sequences) in automated test fixtures. IC Role / Device Role / Timing Role: Cascaded J-K configuration generating divide-by-2, toggle, and presettable counters with deterministic phase alignment. Use Value: Complementary Q/Q̅ outputs deliver true and inverted clocks simultaneously - eliminating skew between signal pairs in high-speed digital stimulus generation. |
Use Scenario: Synchronizing gate drive signals for three-phase inverter bridges in HVAC compressors and EV traction inverters. IC Role / Device Role / Timing Role: Edge-triggered state register holding PWM enable/disable commands and direction flags for IGBT/SiC driver ICs. Use Value: Wide temperature range (–40°C to +125°C) and LSTTL-compatible inputs allow direct interfacing with microcontroller GPIOs without level shifters in high-temperature power stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT73DR | Same HCT logic family, identical pinout, but rated for –40°C to +85°C (not +125°C). | Not suitable for under-hood automotive or high-temp industrial enclosures requiring full –40°C to +125°C operation. | Select CD74HCT73M when extended temperature qualification is mandatory; SN74HCT73DR suffices for commercial-grade control boards. |
| CD74HC73M | HC variant: 2–6 V supply range, higher VIH/VIL thresholds (3.15 V / 1.35 V @ 4.5 V), no LSTTL input compatibility. | Requires level translation when interfacing with legacy 5 V TTL systems; unsuitable for direct LS-TTL replacement. | Choose CD74HC73M only in new designs using pure CMOS signaling; retain CD74HCT73M for drop-in LS-TTL upgrades. |
Compared with SN74HCT73DR and CD74HC73M, CD74HCT73M uniquely combines LSTTL input compatibility, 125°C operation, and SOIC-14 packaging - making it the sole option for ruggedized, drop-in replacements in legacy 5 V industrial and automotive control systems.
Availability
CD74HCT73M is available at Aetrix Electronics and suitable for industrial PLC timing modules, automotive body control units, and motor drive gate sequencers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HCT73M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions - with over 50 years of innovation in high-reliability logic families.
CD74HCT73M belongs to TI's CD74HCT logic series, engineered specifically for seamless migration from obsolete LS-TTL components into modern, low-power, wide-temperature industrial and automotive control systems.
FAQ
What is the maximum clock frequency supported by CD74HCT73M?
The CD74HCT73M supports a maximum clock frequency (fMAX) of 60 MHz when operated at VCC = 5 V with a 15 pF load capacitance. At 50 pF load and –40°C to +125°C, fMAX drops to 20 MHz. These values are measured under specified switching conditions per TI's SCHS134G datasheet Section 5.5.
Does CD74HCT73M support asynchronous reset on both flip-flops?
Yes, CD74HCT73M provides two independent asynchronous reset inputs: Pin 1 (1CLR) controls the first flip-flop, and Pin 14 (2CLR) controls the second. Each reset is active-low and overrides all J/K and clock inputs - enabling deterministic initialization without waiting for clock edges.
Can CD74HCT73M operate from a 3.3 V supply?
No, CD74HCT73M is specified only for 4.5 V to 5.5 V operation. Its HCT logic family requires this range to guarantee LSTTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V). For 3.3 V systems, consider HC-family alternatives like CD74HC73M, but note they lack LS-TTL input compatibility.
What is the purpose of hysteresis on the clock inputs of CD74HCT73M?
Hysteresis on the CD74HCT73M clock inputs increases noise immunity by widening the voltage gap between rising and falling input thresholds - preventing false triggering from slow-rising or noisy clock signals. This is especially valuable in industrial environments with long traces, relay bounce, or EMI-coupled wiring.
Is CD74HCT73M pin-compatible with CD74HC73M?
Yes, CD74HCT73M and CD74HC73M share identical SOIC-14 pinouts and functional block diagrams. However, they differ in supply voltage range, input threshold levels, and temperature ratings - so electrical compatibility must be verified per application requirements before substitution.
CD74HCT73M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 60 MHz
- Max Propagation Delay @ V, Max CL:
- 38ns @ 4.5V, 50pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 10 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
CD74HCT73M FAQ
1.How can I place an order for CD74HCT73M through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HCT73M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HCT73M reliable?
The price and inventory of CD74HCT73M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HCT73M is usually 5 days.
3.What payment methods are accepted for CD74HCT73M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HCT73M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HCT73M?
CD74HCT73M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HCT73M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HCT73M?
For technical support, including CD74HCT73M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HCT73M requirements.
6.How does Aetrix verify that CD74HCT73M is sourced from the original manufacturer or authorized distributors?
All CD74HCT73M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HCT73M meets industry standards.
7.What is the process for return or replacement of CD74HCT73M?
All CD74HCT73M units undergo pre-shipment inspection (PSI). If there is an issue with CD74HCT73M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HCT73M part is unused and in its original packaging.
Return procedure for CD74HCT73M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HCT73M Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
