NXP Semiconductors CGD942C,112
- Part No.:
- CGD942C,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Video Amps and Modules
- Package:
- SOT-115J
- Datasheet:
-
CGD942C,112.pdf
- Description:
- IC AMP CATV SOT115J
- Quantity:
- Payment:

- Shipping:

Inventory:4,137
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CGD942C,112 from NXP Semiconductors is a hybrid RF power doubler amplifier module based on GaAs HFET dies in a SOT115J package, operating at 24 V DC supply, delivering 23 dB typical gain at 870 MHz with 450 mA total current draw and <5.0 dB noise figure - deployed in CATV distribution amplifiers for 40–870 MHz signal boosting.
For engineers reviewing the CGD942C,112 datasheet, CGD942C,112 pinout, CGD942C,112 application, or CGD942C,112 equivalent, key selection criteria include its 23 dB gain flatness across 40–870 MHz, −68 dBc composite triple beat (CTB) performance under 79+53 NTSC channel loading, input/output return loss ≥18 dB up to 870 MHz, and rugged SOT115J flanged metal package rated for mounting base temperatures up to +100 °C.
Technical Context
The CGD942C,112 implements a two-stage GaAs HFET-based power doubler architecture optimized for broadband CATV linearity, with internal biasing configured for fixed 24 V DC operation and no external gate voltage adjustment required. Its design targets minimal intermodulation distortion while maintaining stable gain over temperature and frequency.
It operates within a defined 40–870 MHz bandwidth with flatness ≤0.5 dB (peak-to-valley), supports 48 dBmV output level per channel, and meets stringent RF return loss requirements (>18 dB across full band) to minimize reflections in cascaded amplifier chains used in headend and node applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Power Gain | 23 dB typical at 870 MHz - enables single-stage gain recovery in 870 MHz CATV trunk lines without additional amplification stages. |
| Noise Figure | 3.5–5.0 dB from 50–870 MHz - preserves upstream signal integrity in bidirectional HFC networks with low added noise. |
| Composite Triple Beat (CTB) | −68 dBc (typ.) for 79+53 NTSC channels - meets DOCSIS-compliant distortion limits for multi-channel analog/digital video delivery. |
| Input/Output Return Loss | ≥18 dB across 40–870 MHz - ensures impedance matching to 75 Ω coaxial infrastructure, minimizing standing waves and insertion loss. |
| Total Current Draw | 450 mA at 24 V DC - defines thermal load and power supply sizing for amplifier card designs in active nodes and optical receivers. |
| Supply Voltage Range | Up to 30 V DC absolute max - allows margin for transient overvoltage protection in field-deployed CATV equipment. |
| Operating Bandwidth | DC-coupled RF path supporting 40–870 MHz - covers full legacy NTSC/PAL and modern QAM channel plans including DOCSIS 3.1 downstream. |
Pinout & Package
The CGD942C,112 is housed in a rectangular single-ended SOT115J package with an aluminum flange, two vertical 6-32 UNC mounting holes, two extra horizontal mounting holes, and seven gold-plated in-line leads. The flanged metal construction provides direct thermal coupling to heatsinks and mechanical stability in outdoor or high-vibration CATV enclosures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RF Input | 75 Ω matched input port accepting upstream/downstream CATV signals; requires external DC blocking capacitor if biased externally. |
| 2, 3 | Common / Ground | RF and DC ground reference points tied internally to flange; must be soldered to PCB ground plane and heatsink for optimal EMI suppression and thermal dissipation. |
| 5 | +VB Supply | 24 V DC power input; decoupling capacitor (≥10 µF) required near pin to suppress supply ripple and prevent oscillation. |
| 7, 8 | Common / Ground | Secondary ground terminals reinforcing thermal and RF grounding; connected to same ground net as pins 2 and 3. |
| 9 | RF Output | 75 Ω matched output driving downstream coaxial plant; output level configurable via external attenuators or pad networks for system-level tilt compensation. |
Key Features
| Feature | Design Value |
|---|---|
| Hybrid GaAs HFET architecture | Enables high linearity and low noise simultaneously - critical for maintaining CNR and CTB specs in dense multi-channel CATV systems. |
| Gold metallization | Ensures long-term bond-wire reliability and corrosion resistance in humid or coastal deployment environments. |
| Rugged flanged SOT115J package | Supports direct mounting to extruded heatsinks with thermal resistance <1.5 °C/W - maintains Tmb ≤100 °C under full-load continuous operation. |
| Excellent return loss (≥18 dB) | Reduces signal reflection-induced group delay variation and prevents instability in multi-amplifier cascade configurations. |
| Low slope straight line (≤2 dB) | Minimizes need for external equalization in broadband amplifiers - simplifies design of flat-response trunk and distribution amplifiers. |
Applications
| CATV Trunk Amplifier | CATV Node Amplifier |
|---|---|
|
Use Scenario: Signal re-amplification in underground or aerial coaxial trunk lines spanning 500 m–2 km between optical nodes and distribution taps. IC Role / Device Role / Timing Role: RF power doubler stage providing 23 dB gain with <−66 dBc CSO to maintain carrier-to-noise ratio across 870 MHz bandwidth. Use Value: Enables single-module gain recovery without cascading multiple low-power amps - reduces component count, power consumption, and distortion accumulation. |
Use Scenario: Final-stage amplification inside fiber-deep optical nodes feeding 16–32 coaxial drop cables in MDU or suburban deployments. IC Role / Device Role / Timing Role: High-reliability RF output driver delivering 48 dBmV per channel into 75 Ω loads with robust thermal management via flange mounting. Use Value: Supports simultaneous delivery of analog video, digital QAM, and DOCSIS 3.1 downstream signals with guaranteed CTB/CSO compliance at full channel load. |
| HFC Headend Line Extender | Bidirectional RF Distribution Hub |
|
Use Scenario: Upstream signal conditioning and downstream boosting in cable modem termination systems (CMTS) line cards before RF combiners. IC Role / Device Role / Timing Role: Low-noise, high-gain RF amplifier stage preserving upstream SNR while adding minimal phase noise to downstream carriers. Use Value: Achieves <5.0 dB NF at 50 MHz and 870 MHz - critical for maintaining upstream error vector magnitude (EVM) in DOCSIS 4.0 upstream channels. |
Use Scenario: Signal distribution in active splitter hubs serving commercial buildings or campus networks with mixed analog/digital services. IC Role / Device Role / Timing Role: Broadband power doubler enabling flat 40–870 MHz response with ≤0.5 dB flatness for uniform channel loading across PAL/NTSC/QAM standards. Use Value: Eliminates need for per-channel gain trimming - simplifies calibration and improves long-term stability in unattended remote locations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power doubler amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CGD943C,112 | Same SOT115J package and GaAs HFET process but rated for 1 GHz bandwidth and higher 500 mA current draw; 24 dB gain at 1 GHz. | Targeted at next-gen DOCSIS 4.0 systems requiring extended 1.2 GHz downstream spectrum; not optimized for legacy 870 MHz CATV cost points. | Select CGD943C,112 only when 1 GHz bandwidth and higher output power are required; CGD942C,112 remains optimal for cost-sensitive 870 MHz deployments. |
| MAX2109ETX+ | SiGe MMIC amplifier in 24-pin TQFN; 22 dB gain at 870 MHz, 350 mA current, but lacks flanged thermal package and has lower CTB (−62 dBc). | Used in compact, PCB-mounted modules where heatsinking is limited; unsuitable for high-reliability outdoor nodes requiring >100,000-hour MTBF. | Choose MAX2109ETX+ for space-constrained indoor headend cards; CGD942C,112 preferred for field-deployed infrastructure demanding ruggedness and superior linearity. |
Compared with CGD942C,112, CGD943C,112 extends usable bandwidth to 1 GHz at higher power and thermal cost, while MAX2109ETX+ trades flanged thermal performance and CATV-grade distortion for small-footprint integration - making CGD942C,112 the balanced choice for proven 870 MHz reliability and linearity.
Availability
CGD942C,112 is available at Aetrix Electronics and suitable for CATV trunk amplifiers, optical node RF stages, HFC headend line extenders, and bidirectional distribution hubs requiring stable component supply, long-lifecycle support, and traceable sourcing for telecom infrastructure programs.
Supply support for CGD942C,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and communications markets.
The CGD942C,112 belongs to NXP's CATV RF amplifier product line, engineered specifically for high-linearity, high-reliability broadband amplification in community antenna television infrastructure with emphasis on thermal robustness and DOCSIS-compliant distortion performance.
FAQ
What is the maximum recommended mounting base temperature for CGD942C,112?
The CGD942C,112 is rated for a maximum mounting base temperature (Tmb) of +100 °C, as specified in the Absolute Maximum Ratings table. Operation above this limit risks permanent degradation of GaAs die performance and gold metallization integrity. For reliable long-term use in outdoor cabinets, thermal design must ensure the flange-to-heatsink interface stays below +100 °C under worst-case ambient and power dissipation conditions. The CGD942C,112 datasheet confirms this limit applies across the full 40–870 MHz operating band.
Does CGD942C,112 require external biasing components?
No, the CGD942C,112 integrates internal bias circuitry optimized for fixed 24 V DC operation and does not require external gate voltage adjustment or bias tees. Only a 24 V DC supply applied to pin 5 (+VB), proper RF input/output AC coupling (via external DC-blocking capacitors), and solid RF grounding through pins 2, 3, 7, and 8 are needed. The CGD942C,112 datasheet explicitly states "no external gate voltage adjustment required" in the Technical Context section.
What is the typical composite second-order distortion (CSO) performance of CGD942C,112?
The CGD942C,112 delivers −70 dBc typical composite second-order distortion (CSO) under 79+53 flat NTSC channel conditions at 48 dBmV output level, as documented in Table 5 of the official NXP datasheet. This CSO value is measured across the full 40–870 MHz band and reflects the device's ability to suppress even-order harmonics critical for analog video fidelity. The CGD942C,112 maintains ≥−66 dBc CSO even under worst-case PAL channel loading.
Can CGD942C,112 be used in DOCSIS 3.1 downstream applications?
Yes, the CGD942C,112 supports DOCSIS 3.1 downstream applications because its 40–870 MHz bandwidth fully covers the DOCSIS 3.1 downstream spectrum (up to 780 MHz in most deployments), and its −68 dBc CTB and −70 dBc CSO performance meet or exceed minimum linearity requirements for 4096-QAM modulation. The CGD942C,112 datasheet validates these metrics at 48 dBmV output level, which aligns with DOCSIS 3.1 RF output specifications.
Is CGD942C,112 ESD-sensitive and what handling precautions apply?
Yes, the CGD942C,112 is sensitive to electrostatic discharge (ESD), as stated in Section 7 of the NXP datasheet. Handling must comply with ANSI/ESD S20.20, IEC/TS 61340-5, or JESD625-A standards - including grounded workstations, ESD-safe packaging, wrist straps, and ionized air environments. The CGD942C,112 flanged metal package does not eliminate ESD risk; damage can occur at voltages as low as 100 V, so strict ESD controls are mandatory during PCB assembly and testing.
CGD942C,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- SOT-115J
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Applications:
- CATV
- Output Type:
- -
- Number of Circuits:
- 1
- -3db Bandwidth:
- -
- Slew Rate:
- -
- Current - Supply:
- 450 mA
- Current - Output / Channel:
- -
- Voltage - Supply, Single/Dual (±):
- -
- Mounting Type:
- Chassis Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- SOT115J
CGD942C,112 FAQ
1.How can I place an order for CGD942C,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for CGD942C,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CGD942C,112 reliable?
The price and inventory of CGD942C,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CGD942C,112 is usually 5 days.
3.What payment methods are accepted for CGD942C,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CGD942C,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CGD942C,112?
CGD942C,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CGD942C,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CGD942C,112?
For technical support, including CGD942C,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CGD942C,112 requirements.
6.How does Aetrix verify that CGD942C,112 is sourced from the original manufacturer or authorized distributors?
All CGD942C,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CGD942C,112 meets industry standards.
7.What is the process for return or replacement of CGD942C,112?
All CGD942C,112 units undergo pre-shipment inspection (PSI). If there is an issue with CGD942C,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CGD942C,112 part is unused and in its original packaging.
Return procedure for CGD942C,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CGD942C,112 Tags

-
LT6552CS8#PBF
Analog Devices Inc.

-
LT6205IS5#TRPBF
Analog Devices Inc.

-
LT6206IMS8#TRPBF
Analog Devices Inc.

-
LT6552CDD#PBF
Analog Devices Inc.

-
LT6552IS8#PBF
Analog Devices Inc.

-
LT1252CS8#PBF
Analog Devices Inc.

-
AD818ARZ-REEL7
Analog Devices Inc.

-
MAX4310EUA+
Analog Devices Inc./Maxim Integrated

-
AD829ARZ
Analog Devices Inc.

-
AD810ARZ
Analog Devices Inc.
-
MAX4310ESA+
Analog Devices Inc./Maxim Integrated
-
MAX4313ESA+
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

