NXP Semiconductors CGY887A,112
- Part No.:
- CGY887A,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Video Amps and Modules
- Package:
- SOT-115J
- Datasheet:
-
CGY887A,112.pdf
- Description:
- IC AMP CATV SOT115J
- Quantity:
- Payment:

- Shipping:

Inventory:3,763
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CGY887A,112 from NXP Semiconductors is a hybrid push-pull RF amplifier module designed for CATV distribution systems, delivering 25.5 dB small-signal power gain at 860 MHz, operating from a 24 V DC supply, with 40–870 MHz bandwidth and 75 Ω input/output impedance.
For engineers reviewing the CGY887A,112 datasheet, CGY887A,112 pinout, CGY887A,112 application, or CGY887A,112 equivalent, key selection criteria include flat frequency response (±0.5 dB), low composite distortion (CTB ≤ –62 dB), high input return loss (>17 dB up to 870 MHz), and rugged SOT115J package with gold metallization for reliability in headend and node amplifiers.
Technical Context
The CGY887A,112 employs a GaAs/Si hybrid die architecture in a single-ended, flanged metal package, configured as a broadband push-pull amplifier to suppress even-order harmonics and improve linearity. It operates with fixed 24 V bias and requires no external bias network or stabilization components.
Its 75 Ω matched design targets CATV infrastructure where impedance continuity, low noise figure (≤5.5 dB), and distortion performance (CSO ≤ –59 dB, Xmod ≤ –56 dB) are critical for multi-channel analog/digital signal integrity across the full 40–870 MHz band.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Power Gain | 25.5 dB at 860 MHz - ensures sufficient cascade margin in multi-stage CATV trunk amplifiers |
| Bandwidth | 40–870 MHz - supports full DOCSIS 3.1/4.0 and analog video channel plans without re-tuning |
| Input Return Loss | ≥17 dB up to 870 MHz - minimizes signal reflection and maintains system VSWR <1.25 |
| Composite Triple Beat (CTB) | ≤ –62 dB @ 745.25 MHz, 129 channels - meets stringent FCC Part 76 linearity requirements |
| Noise Figure | ≤5.5 dB @ 50 MHz - preserves upstream SNR in bidirectional HFC networks |
| Total Current | ≤240 mA @ 24 V - enables thermal management in densely packed amplifier housings |
| Output Voltage | ≥62 dBmV @ –60 dB dimming - delivers robust RF drive level for downstream coaxial distribution |
Pinout & Package
SOT115J: Rectangular single-ended aluminum flange package with 7 gold-plated in-line leads, 2 vertical 6-32 UNC mounting holes, and thermal base for direct heatsink attachment.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RF Input | 75 Ω matched input port; connects directly to preceding stage or splitter output |
| 2,3,7,8 | Common / Ground | DC and RF ground terminals; must be low-inductance connected to chassis ground plane |
| 5 | +VB Supply | 24 V DC power input; accepts transients up to 30 V per specification note 3 |
| 9 | RF Output | 75 Ω matched output port; drives coaxial trunk or distribution leg with minimal matching |
Key Features
| Feature | Design Value |
|---|---|
| Hybrid GaAs/Si die architecture | Combines GaAs high-frequency gain with Si thermal stability for consistent 25.5 dB gain across temperature |
| Push-pull topology | Suppresses second-harmonic distortion and improves CSO performance by >10 dB vs. single-ended designs |
| Gold-metallized leads | Ensures long-term bond-wire reliability and corrosion resistance in humid CATV outdoor enclosures |
| Flat frequency response | ±0.5 dB gain variation over 40–870 MHz eliminates need for external equalization networks |
| Rugged 24 V operation | Withstands supply transients up to 30 V, enabling use in unregulated power feeds common in legacy headends |
Applications
| CATV Trunk Amplifier | CATV Node Amplifier |
|---|---|
Use Scenario: Signal boosting between headend and optical node in fiber-deep architectures. IC Role / Device Role / Timing Role: Primary RF gain block in cascaded trunk amplifier stages. Use Value: 25.5 dB gain and ±0.5 dB flatness maintain channel balance across 129-channel QAM load without per-channel trimming. | Use Scenario: Final RF amplification before coaxial drop distribution in active nodes. IC Role / Device Role / Timing Role: Output driver ensuring compliant signal level into 75 Ω coax plant. Use Value: ≥62 dBmV output voltage and –62 dB CTB meet DOCSIS 4.0 upstream spectral mask requirements. |
| Two-Way HFC System | Legacy Analog Video Distribution |
Use Scenario: Bidirectional signal conditioning in hybrid fiber-coax networks supporting DOCSIS and RFoG. IC Role / Device Role / Timing Role: Downstream amplifier with optimized noise figure for upstream SNR preservation. Use Value: 5.5 dB NF at 50 MHz enables clean upstream return path despite high downstream drive levels. | Use Scenario: Signal regeneration in aging analog cable TV infrastructure. IC Role / Device Role / Timing Role: Linear gain stage maintaining composite video fidelity across full NTSC/PAL band. Use Value: –59 dB CSO and –56 dB Xmod prevent visible beat patterns and cross-modulation artifacts on analog TV screens. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CGY887B,112 | Same SOT115J package and pinout; 26.0 dB gain at 860 MHz; improved CTB (–64 dB) | Higher gain and lower distortion suit longer trunk spans or higher channel counts | Select when system link budget requires >0.5 dB additional gain or stricter CTB compliance |
| CGY886A,112 | Same family, lower gain (23.5 dB); reduced current draw (≤200 mA); identical 40–870 MHz bandwidth | Better power efficiency for thermally constrained node enclosures | Choose for space-limited deployments where 2 dB lower gain is acceptable for thermal margin |
Compared with CGY887A,112, the CGY887B,112 offers higher gain and lower distortion at slightly increased current, while the CGY886A,112 trades 2 dB gain for 40 mA lower consumption-enabling different thermal and cascade design trade-offs in CATV RF paths.
Availability
CGY887A,112 is available at Aetrix Electronics and suitable for CATV trunk amplifiers, HFC node designs, two-way RF distribution systems, and legacy analog video infrastructure requiring stable component supply and long-lifecycle support.
Supply support for CGY887A,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in high-performance RF, analog, and mixed-signal solutions for communications, automotive, and industrial markets.
The CGY887A,112 belongs to NXP's legacy CATV amplifier product line, engineered specifically for broadband cable infrastructure where linearity, gain stability, and rugged packaging are essential for field-deployed RF modules.
FAQ
What is the recommended DC supply voltage for CGY887A,112?
The CGY887A,112 is specified for operation at 24 V DC, with absolute maximum rating of 30 V for transient conditions. Its internal biasing is fixed, requiring no external resistors or regulators. Stable 24 V operation ensures nominal 25.5 dB gain and optimal distortion performance; deviation below 22 V or above 26 V degrades CTB and gain flatness per the Quick Reference Data table in the datasheet. The CGY887A,112 must be used with adequate decoupling capacitors near pin 5 (+VB) to suppress supply noise.
Does CGY887A,112 require external matching components?
No, the CGY887A,112 features fully 75 Ω matched input and output ports, eliminating the need for external matching networks in standard CATV applications. Its s11 and s22 return loss exceeds 17 dB across 40–870 MHz, confirming intrinsic impedance alignment. External components are only required if interfacing with non-75 Ω systems or adding filtering; in typical trunk/node designs, the CGY887A,112 connects directly between 75 Ω traces or coaxial connectors. This simplifies layout and improves repeatability versus discrete-matched alternatives.
What thermal management is required for CGY887A,112?
The CGY887A,112 uses an aluminum flange (SOT115J) designed for direct mechanical and thermal attachment to a heatsink. With ≤240 mA total current at 24 V, it dissipates up to 5.76 W; junction temperature must remain ≤100 °C. Mounting requires conductive thermal interface material and torque-controlled screws (6-32 UNC) to ensure low thermal resistance. Ambient case temperature must not exceed +100 °C, and airflow or heatsink fin area should be sized per NXP's AN10327 thermal guidelines. Failure to secure the flange risks thermal runaway and permanent gain shift in the CGY887A,112.
Is CGY887A,112 suitable for DOCSIS 4.0 deployments?
Yes, the CGY887A,112 supports DOCSIS 4.0 downstream channel plans with verified performance up to 870 MHz, including CTB ≤ –62 dB and CSO ≤ –59 dB under 129-channel flat conditions. Its 25.5 dB gain and ±0.5 dB flatness maintain signal integrity across extended spectrum usage. However, DOCSIS 4.0 upstream aggregation may require additional filtering due to the CGY887A,112's primary downstream optimization; system-level validation with real-world QAM256/1024 modulation and OFDMA loading is recommended before full deployment.
What is the meaning of "push-pull" in CGY887A,112's description?
In the CGY887A,112, "push-pull" refers to its internal amplifier topology using two complementary active devices driven 180° out of phase to cancel even-order harmonics and improve linearity. This architecture directly enables its low CSO (–59 dB) and Xmod (–56 dB) performance-critical for multi-channel CATV. Unlike single-ended amplifiers, the push-pull configuration reduces second-harmonic generation and allows higher output swing before clipping, making the CGY887A,112 especially effective in dense channel environments where distortion products fall within the passband.
CGY887A,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- SOT-115J
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Applications:
- CATV
- Output Type:
- -
- Number of Circuits:
- 1
- -3db Bandwidth:
- -
- Slew Rate:
- -
- Current - Supply:
- 240 mA
- Current - Output / Channel:
- -
- Voltage - Supply, Single/Dual (±):
- -
- Mounting Type:
- Chassis Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- SOT115J
CGY887A,112 FAQ
1.How can I place an order for CGY887A,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for CGY887A,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CGY887A,112 reliable?
The price and inventory of CGY887A,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CGY887A,112 is usually 5 days.
3.What payment methods are accepted for CGY887A,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CGY887A,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CGY887A,112?
CGY887A,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CGY887A,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CGY887A,112?
For technical support, including CGY887A,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CGY887A,112 requirements.
6.How does Aetrix verify that CGY887A,112 is sourced from the original manufacturer or authorized distributors?
All CGY887A,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CGY887A,112 meets industry standards.
7.What is the process for return or replacement of CGY887A,112?
All CGY887A,112 units undergo pre-shipment inspection (PSI). If there is an issue with CGY887A,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CGY887A,112 part is unused and in its original packaging.
Return procedure for CGY887A,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CGY887A,112 Tags

-
LT6552CS8#PBF
Analog Devices Inc.

-
LT6205IS5#TRPBF
Analog Devices Inc.

-
LT6206IMS8#TRPBF
Analog Devices Inc.

-
LT6552CDD#PBF
Analog Devices Inc.

-
LT6552IS8#PBF
Analog Devices Inc.

-
LT1252CS8#PBF
Analog Devices Inc.

-
AD818ARZ-REEL7
Analog Devices Inc.

-
MAX4310EUA+
Analog Devices Inc./Maxim Integrated

-
AD829ARZ
Analog Devices Inc.

-
AD810ARZ
Analog Devices Inc.
-
MAX4310ESA+
Analog Devices Inc./Maxim Integrated
-
MAX4313ESA+
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

