My Inquiry
My Account
Infineon Technologies CHL8112A-10CRT
- Part No.:
- CHL8112A-10CRT
- Manufacturer:
- Infineon Technologies
- Category:
- DC DC Switching Controllers
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
CHL8112A-10CRT.pdf
- Description:
- IC REG BUCK 40VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,106
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CHL8112A-10CRT from CHiL Semiconductor is a dual-loop, 5-phase digital multi-phase buck controller supporting AMD® SVI/G34 and Memory MPoL modes, with programmable switching frequency (200 kHz–1.2 MHz), Variable Gate Drive, and CHiL Adaptive Transient Algorithm (ATA); designed for CPU and DDR memory VRMs in overclocked gaming and server platforms.
For engineers reviewing the CHL8112A-10CRT datasheet, CHL8112A-10CRT pinout, CHL8112A-10CRT application, or CHL8112A-10CRT equivalent, key selection criteria include dual-loop OCP support, SMBus/PMBus telemetry interface, NVM-based configuration, coupled-inductor compatibility, and per-loop fault protection (OVP/UVP/OCP/OTP/CFP).
Technical Context
The CHL8112A-10CRT implements two independent digital PWM control loops with real-time adaptive transient response via proprietary non-linear digital PWM algorithms (ATA), enabling bulk capacitor reduction. It supports flexible phase assignment (1–5 phases total) between loops, including 1-/2-phase light-load operation and active diode emulation.
It integrates I²C/SMBus/PMBus v1.2 for full telemetry (voltage, current, temperature, power per loop), NVM storage for custom configurations, and dedicated pins for VRHOT#1/VRHOT_ICRIT#2 thermal alerts and SMB_ALERT# server signaling. The VAR_GATE_PM_ADDR pin enables variable gate drive voltage selection or PMBus address configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Control Architecture | Dual-loop digital PWM with CHiL Adaptive Transient Algorithm (ATA) for minimized output capacitance |
| Phase Count | Up to 5 total phases, flexibly assignable between Loop 1 and Loop 2 |
| Switching Frequency | 200 kHz to 1.2 MHz per phase; configurable per loop for efficiency vs. transient trade-off |
| Interface Protocol | I²C/SMBus/PMBus v1.2 compliant; supports up to 16-device daisy-chain telemetry |
| Protection Features | Per-loop OVP, UVP, OCP, OTP, CFP; thermistor-based temperature sensing with VRHOT#1 signal |
| Configuration Storage | On-chip non-volatile memory (NVM) stores custom settings, eliminating external EEPROM |
| Operating Temp | 0°C to +85°C ambient; requires +3.3V supply only - no auxiliary rails needed |
Pinout & Package
CHL8112A-10CRT is housed in a Pb-free, RoHS-compliant 6×6 mm, 40-pin QFN package with exposed thermal pad (EP). Pin functions are mode-dependent (AMD SVI vs. MPoL), and pin 1 is marked by a dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PWM1–PWM5 | Phase gate drive outputs | Drive external high-side MOSFETs; support coupled inductor pairing (e.g., PWM1+PWM2) |
| ISEN1–ISEN5 | Current sense inputs | Per-phase current monitoring for OCP and dynamic phase control |
| VSEN / VSEN_L2 | Output voltage feedback | Dual-loop remote-sense inputs with dedicated VRTN/VRTN_L2 return paths |
| SMB_CLK / SMB_DIO / SMB_ALERT# | PMBus interface signals | Enable bidirectional telemetry and alert signaling without external logic |
| VAR_GATE_PM_ADDR | Configurable function pin | Selects between variable gate drive voltage control or PMBus slave address setting |
| VR_READY1 / VR_READY_L21 | Power-good status outputs | Open-drain signals indicating stable regulation on each loop (PWRGD2 / PWROK2 compatible) |
| TSEN / TSEN2 | Temperature sense inputs | Accepts thermistor voltage divider for loop-specific thermal monitoring (TSEN2 only on CHL8112B) |
Key Features
| Feature | Design Value |
|---|---|
| CHiL Adaptive Transient Algorithm (ATA) | Reduces required bulk capacitance by >40% vs. conventional digital controllers via non-linear PWM response |
| Dynamic Phase Control | Automatically adds/drops phases in real time based on load current, improving light-load efficiency |
| Variable Gate Drive (CHL8112A only) | Adjusts high-side gate drive voltage (3–12 V) dynamically to minimize MOSFET switching losses |
| Auto-Phase Detection & Compensation | Identifies phase count and coupling topology at startup, eliminating manual configuration |
| NVM-Based Configuration | Stores all loop parameters, protection thresholds, and telemetry settings on-die for "set-and-forget" deployment |
Applications
| AMD CPU VRM | DDR Memory Vtt Tracking |
|---|---|
Use Scenario: High-performance desktop and workstation motherboards requiring precise, fast-response CPU core voltage regulation under dynamic overclocking loads. IC Role / Device Role / Timing Role: Dual-loop digital buck controller managing up to 5 phases across CPU core (Loop 1) and I/O (Loop 2) domains with SVI protocol compliance. Use Value: ATA algorithm reduces output capacitance by ≥40%, lowering BOM cost and PCB area while maintaining <±1% regulation during 50 A/µs transients. | Use Scenario: DDR3/DDR4 memory subsystems needing tightly regulated Vtt (termination voltage) synchronized to VDDQ. IC Role / Device Role / Timing Role: Loop 2 provides Vtt tracking with programmable offset and dynamic adjustment aligned to memory VDDQ rail. Use Value: Eliminates need for separate Vtt regulator IC; reduces system component count and improves timing margin via synchronous regulation. |
| Gaming Platform Power | Server VR Hot-Spot Monitoring |
Use Scenario: Enthusiast gaming motherboards with user-configurable overclocking profiles and Vmax limits. IC Role / Device Role / Timing Role: Enables Overclocking & Gaming Mode with adjustable Vmax ceiling and enhanced I-spike OCP for burst-mode CPU loads. Use Value: Prevents unsafe voltage excursions during manual tuning while preserving transient headroom for sustained boost clocks. | Use Scenario: 1U/2U rack servers requiring thermal event coordination across multiple VRMs and platform sensors. IC Role / Device Role / Timing Role: Generates VR_HOT#1 signal and supports SMB_ALERT# broadcast to BMC for coordinated thermal throttling. Use Value: Enables hardware-level thermal shutdown within <100 ms of critical junction temperature detection, meeting server RAS requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-loop multi-phase buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6376IRZ-T | Single-loop, 6-phase controller with analog-digital hybrid architecture; no NVM; no PMBus v1.2 telemetry | Lacks dual-loop independence and Vtt tracking; requires external EEPROM for configuration | Preferred where cost sensitivity outweighs telemetry and configurability needs |
| TPS53689RTAR | Single-die dual-loop controller with PMBus v1.2, but fixed 3+2 phase split; no Variable Gate Drive or ATA | Supports SVI2 but not MPoL; no active diode emulation or coupled-inductor optimization | Selected when strict AMD SVI2 compliance and simplified layout are prioritized over transient optimization |
Compared with ISL6376IRZ-T and TPS53689RTAR, the CHL8112A-10CRT uniquely delivers per-loop ATA, NVM-based configuration, and Variable Gate Drive-enabling lower system capacitance, faster design iteration, and higher light-load efficiency without external components.
Availability
CHL8112A-10CRT is available at Aetrix Electronics and suitable for AMD CPU VRMs, DDR memory Vtt tracking systems, and overclocked gaming platforms requiring stable component supply, long-term lifecycle assurance, and consistent electrical performance across production batches.
Supply support for CHL8112A-10CRT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
CHiL Semiconductor Corp. was a fabless power management IC designer headquartered in Tewksbury, MA, specializing in digitally controlled multi-phase buck controllers for high-performance computing and server applications before its acquisition by Intersil (now Renesas) in 2013.
The CHL8112A product line targets AMD-platform voltage regulator modules (VRMs), emphasizing digital adaptability, telemetry-rich interfaces, and efficiency shaping features like ATA and Dynamic Phase Control for CPU and memory power delivery.
FAQ
What is the function of the VAR_GATE_PM_ADDR pin on CHL8112A-10CRT?
The VAR_GATE_PM_ADDR pin serves a dual purpose: when pulled low, it configures the device for Variable Gate Drive mode (adjusting high-side gate voltage from 3 V to 12 V based on load); when pulled high, it sets the PMBus slave address. This eliminates the need for external strapping resistors or configuration pins, simplifying board layout and enabling runtime reconfiguration.
Does CHL8112A-10CRT support both AMD SVI and MPoL protocols simultaneously?
Yes - CHL8112A-10CRT supports both AMD SVI (for CPU core/I/O) and Memory MPoL (for DDR termination) protocols concurrently across its two independent control loops. Loop 1 handles SVI-compliant CPU regulation, while Loop 2 manages MPoL-compliant Vtt tracking, with separate SMBus addresses and telemetry registers for each domain.
How does the CHiL Adaptive Transient Algorithm (ATA) reduce output capacitance?
ATA uses proprietary non-linear digital PWM that anticipates load steps and pre-empts voltage droop by dynamically adjusting duty cycle and phase activation before the transient occurs. Bench tests show this reduces required bulk capacitance by ≥40% compared to linear digital controllers while maintaining ±1% regulation during 50 A/µs load steps - directly lowering BOM cost and PCB footprint.
Is CHL8112A-10CRT pin-compatible with CHL8112B-10CRT?
No - although both share the same 40-pin QFN package and most signal pins, CHL8112A includes VAR_GATE_PM_ADDR while CHL8112B substitutes TSEN2 for second temperature sensing. The pin functions differ in MPoL mode (e.g., NC1/SVD2), and firmware configuration files are not interchangeable due to feature-set divergence in NVM mapping and protection logic.
CHL8112A-10CRT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Type:
- PWM
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 5
- Output Phases:
- 5
- Voltage - Supply (Vcc/Vdd):
- 3.3V
- Frequency - Switching:
- 200kHz ~ 1.2MHz
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- No
- Clock Sync:
- No
- Serial Interfaces:
- I2C, PMBus, SMBus
- Control Features:
- Enable, Power Good
- Operating Temperature:
- 0°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PG-VQFN-40-902
CHL8112A-10CRT FAQ
1.How can I place an order for CHL8112A-10CRT through Aetrix?
Please submit a Request for Quotation (RFQ) for CHL8112A-10CRT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CHL8112A-10CRT reliable?
The price and inventory of CHL8112A-10CRT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CHL8112A-10CRT is usually 5 days.
3.What payment methods are accepted for CHL8112A-10CRT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CHL8112A-10CRT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CHL8112A-10CRT?
CHL8112A-10CRT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CHL8112A-10CRT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CHL8112A-10CRT?
For technical support, including CHL8112A-10CRT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CHL8112A-10CRT requirements.
6.How does Aetrix verify that CHL8112A-10CRT is sourced from the original manufacturer or authorized distributors?
All CHL8112A-10CRT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CHL8112A-10CRT meets industry standards.
7.What is the process for return or replacement of CHL8112A-10CRT?
All CHL8112A-10CRT units undergo pre-shipment inspection (PSI). If there is an issue with CHL8112A-10CRT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CHL8112A-10CRT part is unused and in its original packaging.
Return procedure for CHL8112A-10CRT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CHL8112A-10CRT Tags
-
UCC28C45DR
Texas Instruments
-
UCC28C40DR
Texas Instruments
-
UCC28C43DR
Texas Instruments
-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments
-
MIC2102YML-TR
Microchip Technology
-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments
-
LM5155DSSR
Texas Instruments
-
LM25085MYX/NOPB
Texas Instruments
-
UCC2813DTR-0
Texas Instruments
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
