Texas Instruments CLVC1G125MDCKREPG4
- Part No.:
- CLVC1G125MDCKREPG4
- Manufacturer:
- Texas Instruments
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
CLVC1G125MDCKREPG4.pdf
- Description:
- IC BUF NON-INVERT 5.5V SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:2,065
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CLVC1G125MDCKREPG4 from Texas Instruments is a single 3-state bus buffer gate designed for voltage-level translation and bidirectional bus isolation in low-power digital systems. It operates from 1.65 V to 5.5 V, delivers ±24 mA output drive at 3.3 V, achieves 3.7 ns max propagation delay, and supports Ioff partial-power-down protection. It is used in portable instrumentation, industrial control backplanes, and FPGA I/O expansion interfaces.
For engineers reviewing the CLVC1G125MDCKREPG4 datasheet, CLVC1G125MDCKREPG4 pinout, CLVC1G125MDCKREPG4 application, or CLVC1G125MDCKREPG4 equivalent, key selection considerations include its SC-70 (DCK) 5-pin package, guaranteed operation from –55°C to 125°C, 5.5-V tolerant inputs, and compatibility with mixed-voltage logic domains requiring high-impedance bus control.
Technical Context
This device implements a noninverting buffer with active-low 3-state enable logic: output Y follows input A when OE is low, and enters high-impedance state when OE is high. Its Ioff circuitry blocks current flow between powered and unpowered sections, enabling safe hot-insertion and partial power-down in multi-rail systems.
The CLVC1G125MDCKREPG4 uses LVC CMOS technology with rail-to-rail input tolerance (–0.5 V to 6.5 V), supports 5-V VCC operation, and maintains specified timing across –55°C to 125°C. Its 4 pF typical input capacitance and 10 µA max ICC ensure minimal loading and ultra-low static power consumption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - Enables interoperability across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains |
| Max tpd | 3.7 ns at 3.3 V - Ensures sub-4 ns signal propagation for high-speed bus buffering |
| Output Drive | ±24 mA at 3.3 V - Sufficient to drive multiple LVC loads or moderate PCB trace capacitance |
| Ioff Current | ±10 µA at 5.5 V - Prevents damaging backflow during partial power-down |
| Input Voltage Tolerance | Up to 5.5 V - Allows 5-V-tolerant inputs even when VCC = 1.8 V |
| Operating Temp | –55°C to 125°C - Qualified for extended-temperature industrial and aerospace applications |
| ESD Rating | 2000-V HBM - Provides robust handling protection during assembly and field service |
Pinout & Package
CLVC1G125MDCKREPG4 is housed in a 5-pin SC-70 (DCK) package measuring 2.0 mm × 1.25 mm × 0.9 mm (max height), with gull-wing leads and RoHS-compliant NiPdAu plating. The package is moisture-sensitivity Level-1 rated for unlimited floor life at ≤30°C/60% RH.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable (active-low) | Asserting low enables Y = A; high forces Y into high-impedance state |
| 2 (A) | Data Input | Noninverting input accepting voltages up to 5.5 V regardless of VCC |
| 3 (GND) | Ground Reference | Primary return path for all internal logic and output current |
| 4 (VCC) | Supply Voltage | Power rail for internal logic and output stage; supports 1.65–5.5 V |
| 5 (Y) | 3-State Output | Buffered, noninverting output with tri-state capability controlled by OE |
Key Features
| Feature | Design Value |
|---|---|
| 5-V tolerant inputs | Accepts 0–5.5 V signals independent of VCC, enabling seamless level shifting |
| Ioff partial-power-down support | Blocks current flow between powered/unpowered rails, preventing system-level latch-up |
| Low ICC (10 µA max) | Minimizes quiescent power in battery-powered or always-on subsystems |
| High noise immunity | Guaranteed VIH/VIL thresholds scale with VCC, ensuring reliable switching across supply range |
| Small-footprint SC-70 package | Reduces board area by >50% vs. SOIC-5 while maintaining thermal performance |
Applications
| Industrial Sensor Interface | FPGA I/O Expansion |
|---|---|
Use Scenario: Connecting analog sensor ADC outputs to a microcontroller over a shared SPI bus with multiple peripherals. IC Role / Device Role / Timing Role: Bus buffer isolating ADC data lines during chip-select transitions to prevent contention. Use Value: Eliminates bus contention using 3-state control synchronized to CS, with 3.7 ns tpd preserving timing margins. | Use Scenario: Extending FPGA GPIO count to drive external LEDs, switches, and status indicators in a compact embedded controller. IC Role / Device Role / Timing Role: Level-translating buffer enabling 1.8 V FPGA I/O to interface with 3.3 V or 5 V peripheral logic. Use Value: 5.5 V input tolerance allows direct connection to 5 V peripherals without external level shifters. |
| Portable Medical Instrumentation | Automated Test Equipment (ATE) Backplane |
Use Scenario: Isolating low-power MCU UART lines from higher-voltage diagnostic modules in handheld devices. IC Role / Device Role / Timing Role: Bidirectional bus gate enabling clean signal routing while minimizing standby current draw. Use Value: 10 µA max ICC and Ioff support extend battery life and prevent leakage during sleep modes. | Use Scenario: Managing shared JTAG or boundary-scan test access across multiple DUT boards on a modular ATE rack. IC Role / Device Role / Timing Role: 3-state bus driver enabling multiplexed test signal routing under controller arbitration. Use Value: –55°C to 125°C rating ensures stable operation in thermally demanding ATE environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125DBVR | Same function and pinout; rated only for –40°C to 85°C; standard commercial grade | Lacks extended temperature qualification; not suitable for aerospace or harsh-environment use | Select when cost sensitivity outweighs extended temp requirement and industrial reliability is not mandated |
| 74LVC1G125GW,125 | NXP variant in SC-70 package; identical electrical specs but different marking and MSL profile (Level-3) | Requires requalification for moisture-sensitive handling; same functional behavior in circuit | Choose for dual-sourcing flexibility where TI's extended-temp qualification is not required |
Compared with SN74LVC1G125DBVR and 74LVC1G125GW,125, the CLVC1G125MDCKREPG4 uniquely provides guaranteed operation down to –55°C and up to 125°C, making it the only option qualified for mission-critical industrial and defense applications requiring full military-grade thermal resilience.
Availability
CLVC1G125MDCKREPG4 is available at Aetrix Electronics and suitable for industrial automation, aerospace avionics, and medical diagnostics requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CLVC1G125MDCKREPG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, precision, and energy efficiency.
The SN74LVC1G125 family was engineered for space-constrained, mixed-voltage digital systems requiring robust 3-state bus control, low static power, and extended temperature resilience - especially in instrumentation, control, and communications infrastructure.
FAQ
What is the operating temperature range of CLVC1G125MDCKREPG4?
The CLVC1G125MDCKREPG4 is fully specified for operation from –55°C to 125°C. This extended temperature range is validated per JEDEC standards including HAST, temperature cycling, and autoclave testing, making it suitable for aerospace, downhole, and industrial control applications where ambient conditions exceed commercial limits. The CLVC1G125MDCKREPG4 maintains all electrical specifications across this full range.
Does CLVC1G125MDCKREPG4 support 5-V tolerant inputs?
Yes, CLVC1G125MDCKREPG4 accepts input voltages up to 5.5 V regardless of VCC level - including when VCC is as low as 1.65 V. This 5-V tolerant input capability enables direct interfacing with legacy 5 V logic or mixed-supply systems without external level-shifting components, simplifying design and reducing bill-of-materials cost.
What is the maximum propagation delay for CLVC1G125MDCKREPG4?
The maximum propagation delay (tpd) of CLVC1G125MDCKREPG4 is 3.7 ns at VCC = 3.3 V, CL = 15 pF, and TA = 25°C. At –55°C to 125°C and CL = 50 pF, the worst-case tpd remains ≤4.9 ns (VCC = 3.3 V) - ensuring predictable timing margins in high-reliability synchronous bus architectures.
How does the Ioff feature work in CLVC1G125MDCKREPG4?
The Ioff feature in CLVC1G125MDCKREPG4 disables output drivers when VCC = 0 V, limiting off-state current to ±10 µA even with input or output voltages up to 5.5 V. This prevents damaging back-current flow between powered and unpowered sections of a system - critical for hot-plug, partial-power-down, and multi-rail domain isolation scenarios.
Is CLVC1G125MDCKREPG4 pin-compatible with other SC-70 single-buffer variants?
Yes, CLVC1G125MDCKREPG4 shares identical SC-70 (DCK) 5-pin layout and pin functions (OE, A, GND, VCC, Y) with SN74LVC1G125DBVR, SN74LVC1G125DCKR, and 74LVC1G125GW,125. No PCB redesign is needed when substituting within the same package footprint, though thermal, reliability, and qualification differences must be verified per application requirements.
CLVC1G125MDCKREPG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
CLVC1G125MDCKREPG4 FAQ
1.How can I place an order for CLVC1G125MDCKREPG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CLVC1G125MDCKREPG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CLVC1G125MDCKREPG4 reliable?
The price and inventory of CLVC1G125MDCKREPG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CLVC1G125MDCKREPG4 is usually 5 days.
3.What payment methods are accepted for CLVC1G125MDCKREPG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CLVC1G125MDCKREPG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CLVC1G125MDCKREPG4?
CLVC1G125MDCKREPG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CLVC1G125MDCKREPG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CLVC1G125MDCKREPG4?
For technical support, including CLVC1G125MDCKREPG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CLVC1G125MDCKREPG4 requirements.
6.How does Aetrix verify that CLVC1G125MDCKREPG4 is sourced from the original manufacturer or authorized distributors?
All CLVC1G125MDCKREPG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CLVC1G125MDCKREPG4 meets industry standards.
7.What is the process for return or replacement of CLVC1G125MDCKREPG4?
All CLVC1G125MDCKREPG4 units undergo pre-shipment inspection (PSI). If there is an issue with CLVC1G125MDCKREPG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CLVC1G125MDCKREPG4 part is unused and in its original packaging.
Return procedure for CLVC1G125MDCKREPG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CLVC1G125MDCKREPG4 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
