Texas Instruments CLVC1G175MDCKREP
- Part No.:
- CLVC1G175MDCKREP
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
CLVC1G175MDCKREP.pdf
- Description:
- IC FF D-TYPE SNGL 1BIT SC70-6
- Quantity:
- Payment:

- Shipping:

Inventory:3,224
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CLVC1G175MDCKREP from Texas Instruments is a radiation-tolerant, single D-type flip-flop with asynchronous clear, designed for 1.65-V to 5.5-V operation in defense and aerospace systems. It features 4.3 ns max propagation delay at 3.3 V, ±24-mA output drive, Ioff partial power-down support, and operates across –55°C to 125°C.
For engineers reviewing the CLVC1G175MDCKREP datasheet, CLVC1G175MDCKREP pinout, CLVC1G175MDCKREP application, or CLVC1G175MDCKREP equivalent, this page delivers verified timing behavior, military-grade thermal and ESD specs (2000-V HBM), and SC-70 (DCK) package integration guidance for high-reliability digital control paths.
Technical Context
This device implements a positive-edge-triggered D flip-flop with active-low asynchronous reset, where Q follows D only on CLK rising edge when CLR is high; CLR low forces Q low regardless of clock or data state. Its Ioff circuitry disables outputs during power-down to prevent backflow current.
Designed for mixed-voltage system interfacing, inputs tolerate up to 5.5 V independent of VCC, enabling level translation between 1.8-V logic and 5-V buses. The SC-70-6 package supports high-density layout while maintaining JESD 78 Class II latch-up immunity (>100 mA) and full 125°C operational margin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - Enables interoperability across 1.8-V, 2.5-V, 3.3-V, and 5-V logic domains |
| Max tpd | 4.3 ns at 3.3 V - Supports >150 MHz clock frequency in high-speed control loops |
| Output Drive | ±24 mA at 3.3 V - Drives multiple LVC loads or resistive termination without buffering |
| Ioff Support | Active at VCC = 0 V - Prevents damaging current flow during hot-insertion or partial power-down |
| Operating Temp | –55°C to 125°C - Qualified for extended-range military, avionics, and downhole electronics |
| ESD Rating | 2000-V HBM - Meets MIL-STD-883 Class B requirements for handling robustness |
| Latch-Up | >100 mA per JESD 78 Class II - Ensures immunity to transient-induced parasitic thyristor conduction |
Pinout & Package
CLVC1G175MDCKREP uses the SC-70 (DCK) 6-pin surface-mount package: 2.0 mm × 1.25 mm × 1.1 mm body, single-row gull-wing leads, JEDEC MO-203 AB compliant. Pin 1 marked by index area; recommended land pattern uses solder-mask-defined pads with 0.65-mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | CLK | Clock input - Rising-edge sensitive; requires clean, monotonic transition per setup/hold timing |
| 2 | GND | Ground reference - Must be low-impedance connection to minimize switching noise coupling |
| 3 | D | Data input - Accepts voltages up to 5.5 V; sampled only when CLR is high |
| 4 | Q | Non-inverting output - Provides registered D value synchronized to CLK↑ when CLR is inactive |
| 5 | CLR | Asynchronous clear - Active-low; overrides clock and data to force Q = low immediately |
| 6 | VCC | Supply voltage - Decoupling capacitor (0.1 µF ceramic) required within 3 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| Extended Temperature Operation | –55°C to 125°C continuous operation - Validated for space-grade thermal cycling and sustained high-temp environments |
| Input Overvoltage Tolerance | Inputs accept up to 5.5 V regardless of VCC - Eliminates external level shifters when interfacing legacy 5-V peripherals |
| Controlled Baseline Manufacturing | Single assembly/test site and single fabrication site - Ensures lot-to-lot consistency critical for qualification programs |
| Partial Power-Down Protection | Ioff limits off-state current to ±10 µA - Enables safe insertion into live backplanes or multi-rail systems |
| Military Traceability | Full product traceability and extended lifecycle notification - Required for DoD and NASA configuration-controlled procurement |
Applications
| Avionics Data Acquisition | Satellite Command Decoder |
|---|---|
Use Scenario: Capturing telemetry timestamps from analog-to-digital converters in flight control computers. IC Role / Device Role / Timing Role: Synchronizes asynchronous sensor interrupts to the central processor clock domain using edge-aligned sampling. Use Value: 4.3 ns tpd ensures sub-cycle alignment accuracy; Ioff prevents bus contention during processor reset sequences. |
Use Scenario: Latching command enable signals prior to execution in radiation-hardened satellite subsystems. IC Role / Device Role / Timing Role: Provides glitch-free, metastability-resistant storage of decoded command bits under single-event upset conditions. Use Value: Asynchronous CLR allows immediate abort of pending commands; 125°C rating supports uncooled payload bays. |
| Tactical Radio Modem Control | Downhole Telemetry Interface |
Use Scenario: Managing transmit/receive state transitions in software-defined radios operating in harsh electromagnetic environments. IC Role / Device Role / Timing Role: Edge-triggered register for mode-select bits, isolated from noisy RF power stages via Ioff-enabled power sequencing. Use Value: ±24-mA drive sustains signal integrity over 10-cm PCB traces; 2000-V HBM withstands ESD events near antenna ports. |
Use Scenario: Conditioning sensor data pulses from high-temperature pressure transducers in oil/gas well logging tools. IC Role / Device Role / Timing Role: Input synchronizer that aligns intermittent sensor pulses to the main controller clock before FIFO loading. Use Value: –55°C to 125°C operation matches downhole thermal profile; 5.5-V tolerant inputs interface directly with legacy 5-V sensor outputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G74DCKR | Dual-edge-triggered D flip-flop with complementary Q/Q̅ outputs; no asynchronous clear | Lacks dedicated CLR - requires external gating for reset functionality | Select when dual outputs or toggle-mode operation is needed; not drop-in for CLR-dependent designs |
| SN74AUP1G74DCKR | Ultra-low-power variant (ICC < 1 µA); lower drive (±4 mA); max fCLK = 200 MHz at 1.8 V | Optimized for battery-powered edge nodes; insufficient drive for bus loading or long traces | Choose for energy-constrained portable systems where speed and drive are secondary to quiescent current |
Compared with SN74LVC1G74DCKR and SN74AUP1G74DCKR, CLVC1G175MDCKREP uniquely combines military temperature range, asynchronous reset, and robust 24-mA drive - making it the only option qualified for real-time fault-clearing in safety-critical avionics and spaceflight sequencers.
Availability
CLVC1G175MDCKREP is available at Aetrix Electronics and suitable for avionics data acquisition, satellite command decoding, tactical radio modem control, and downhole telemetry interface requiring stable component supply across extended temperature and radiation-aware environments.
Supply support for CLVC1G175MDCKREP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and high-reliability components for industrial, automotive, and aerospace markets.
CLVC1G175MDCKREP belongs to TI's enhanced-product (EP) logic family, engineered specifically for defense, aerospace, and medical applications demanding extended temperature operation, controlled manufacturing baselines, and full traceability.
FAQ
What is the maximum clock frequency supported by CLVC1G175MDCKREP?
The CLVC1G175MDCKREP supports up to 175 MHz at 5 V, 150 MHz at 3.3 V, and 125 MHz at 2.5 V per its switching characteristics table. At 3.3 V, the 4.3 ns max propagation delay enables reliable operation in systems requiring sub-7 ns setup/hold margins. This makes CLVC1G175MDCKREP suitable for high-speed digital control paths in radar timing generators and FPGA configuration sequencers.
Does CLVC1G175MDCKREP support partial power-down mode?
Yes, CLVC1G175MDCKREP fully supports partial power-down mode via its Ioff circuitry. When VCC = 0 V, Ioff limits off-state current to ±10 µA, preventing damaging backflow current through powered I/O lines. This feature is validated per JEDEC JESD78 and is essential for hot-swap interfaces and multi-rail systems where CLVC1G175MDCKREP may be unpowered while adjacent logic remains active.
What is the absolute maximum input voltage rating for CLVC1G175MDCKREP?
The absolute maximum input voltage for CLVC1G175MDCKREP is –0.5 V to 6.5 V, independent of VCC level. This allows direct interfacing with 5-V TTL or CMOS signals even when operating from a 1.8-V supply - eliminating external level translators in mixed-voltage systems. However, recommended operating VI is limited to 0 V to VCC + 0.5 V in driven states.
Is CLVC1G175MDCKREP qualified for space applications?
CLVC1G175MDCKREP is an enhanced-product (EP) device qualified for defense and aerospace use, including radiation-tolerant platforms. While not a QML-V or QML-Q certified part, it meets MIL-STD-883 test methods for temperature cycling, mechanical shock, and burn-in, and is widely deployed in non-LEO satellite subsystems. For full space qualification, consult TI's V62/06633-01XE variant documentation.
What package type and dimensions does CLVC1G175MDCKREP use?
CLVC1G175MDCKREP uses the SC-70 (DCK) package: 2.0 mm × 1.25 mm × 1.1 mm body size, 0.65 mm lead pitch, and gull-wing terminations. The package complies with JEDEC MO-203 variation AB and supports reflow per IPC/JEDEC J-STD-020 Level-1 (260°C peak). Land pattern recommendations include solder-mask-defined pads and 0.4-mm stencil apertures for optimal paste release.
CLVC1G175MDCKREP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Reset
- Type:
- D-Type
- Output Type:
- Non-Inverted
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Clock Frequency:
- 175 MHz
- Max Propagation Delay @ V, Max CL:
- 5ns @ 5V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Iq):
- 10 µA
- Input Capacitance:
- 3 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-6
CLVC1G175MDCKREP FAQ
1.How can I place an order for CLVC1G175MDCKREP through Aetrix?
Please submit a Request for Quotation (RFQ) for CLVC1G175MDCKREP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CLVC1G175MDCKREP reliable?
The price and inventory of CLVC1G175MDCKREP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CLVC1G175MDCKREP is usually 5 days.
3.What payment methods are accepted for CLVC1G175MDCKREP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CLVC1G175MDCKREP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CLVC1G175MDCKREP?
CLVC1G175MDCKREP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CLVC1G175MDCKREP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CLVC1G175MDCKREP?
For technical support, including CLVC1G175MDCKREP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CLVC1G175MDCKREP requirements.
6.How does Aetrix verify that CLVC1G175MDCKREP is sourced from the original manufacturer or authorized distributors?
All CLVC1G175MDCKREP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CLVC1G175MDCKREP meets industry standards.
7.What is the process for return or replacement of CLVC1G175MDCKREP?
All CLVC1G175MDCKREP units undergo pre-shipment inspection (PSI). If there is an issue with CLVC1G175MDCKREP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CLVC1G175MDCKREP part is unused and in its original packaging.
Return procedure for CLVC1G175MDCKREP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CLVC1G175MDCKREP Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

