Texas Instruments CLVC2G125IDCTRQ1
- Part No.:
- CLVC2G125IDCTRQ1
- Manufacturer:
- Texas Instruments
- Package:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Datasheet:
-
CLVC2G125IDCTRQ1.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V SM8
- Quantity:
- Payment:

- Shipping:

Inventory:6,178
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CLVC2G125IDCTRQ1 from Texas Instruments is an automotive-qualified dual 3-state bus buffer gate operating from 1.65 V to 5.5 V, featuring ±24-mA output drive at 3.3 V, 4.3 ns max propagation delay, and Ioff support for partial-power-down mode - used in CAN/LIN transceiver interface buffering and automotive body control module data routing.
For engineers reviewing the CLVC2G125IDCTRQ1 datasheet, CLVC2G125IDCTRQ1 pinout, CLVC2G125IDCTRQ1 application, or CLVC2G125IDCTRQ1 equivalent, key selection criteria include 3.3-V/5-V mixed-voltage signal translation, high-impedance state robustness during power sequencing, latch-up immunity (>100 mA), and SSOP-8 package compatibility with space-constrained automotive PCB layouts.
Technical Context
This device implements two independent noninverting buffers, each with active-low 3-state enable (OE) control logic. Output disable occurs when OE is high, placing Y in high-impedance; inputs tolerate up to 5.5 V regardless of VCC level, enabling level-shifting between 1.8-V, 3.3-V, and 5-V domains.
The Ioff circuitry actively disables outputs when VCC = 0 V, preventing backflow current from live buses into a powered-down system - critical for hot-swap and domain-isolation use cases in automotive infotainment and ADAS subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - supports direct interfacing across 1.8-V microcontrollers, 3.3-V sensors, and 5-V legacy peripherals without external level shifters. |
| tpd (Max) | 4.3 ns at VCC = 3.3 V - enables reliable operation in high-speed serial bus control paths (e.g., SPI clock enable, LIN header gating). |
| Ioff Current | ±10 μA max - ensures safe isolation during partial power-down, eliminating risk of current injection into unpowered MCU I/O banks. |
| Output Drive | ±24 mA at VCC = 3.3 V - sufficient to drive 50-Ω transmission lines or fan-out to ≥10 LVC loads without signal degradation. |
| Input Voltage Range | –0.5 V to 5.5 V - allows 5-V-tolerant inputs even when VCC = 1.65 V, simplifying mixed-supply board design. |
| Operating Temp | –40°C to +85°C - qualified per AEC-Q100 Grade 2, suitable for under-hood and cabin-mounted ECUs. |
| Latch-Up Immunity | >100 mA per JESD 78 Class II - withstands transient overvoltage events common in automotive 12-V battery environments. |
Pinout & Package
CLVC2G125IDCTRQ1 uses an 8-pin SSOP (DCT) package, 3.0 mm × 3.1 mm footprint, 1.3 mm max height, with gull-wing leads and RoHS-compliant NiPdAu finish (MSL Level-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1OE | Active-low enable for Buffer 1 - tie high via pullup to ensure high-Z during power-up; controls 1Y output state. |
| 2 | 1A | Noninverting input for Buffer 1 - accepts 5.5-V-tolerant logic signals independent of VCC level. |
| 3 | 2Y | Inverting output of Buffer 2 - driven low/high or placed in high-impedance based on 2OE and 2A states. |
| 4 | GND | Digital ground reference - must be connected to system ground plane with low-inductance path to minimize noise coupling. |
| 5 | VCC | Supply voltage input - decoupling capacitor (0.1 μF ceramic) required within 3 mm of this pin for stable switching. |
| 6 | 2OE | Active-low enable for Buffer 2 - independent control enables selective bus isolation in multi-channel systems. |
| 7 | 1Y | Noninverting output of Buffer 1 - provides rail-to-rail CMOS-compatible output swing referenced to VCC. |
| 8 | 2A | Noninverting input for Buffer 2 - electrically identical to 1A; supports dual independent signal paths. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Qualified | Grade 2 (–40°C to +105°C ambient) - certified for automotive powertrain, chassis, and body electronics applications. |
| 5-V-Tolerant Inputs | VI range up to 5.5 V at any VCC (1.65–5.5 V) - eliminates need for external level translators in mixed-voltage clusters. |
| Ioff Protection | Blocks current flow when VCC = 0 V - prevents damage during hot-plug or partial-system power cycling in gateway modules. |
| Low ICC | 10 μA max quiescent current - reduces standby power in always-on vehicle networks (e.g., LIN wake-up receivers). |
| High-Speed tpd | 4.3 ns max at 3.3 V - meets timing budgets for 25-MHz SPI enable strobes and CAN FD arbitration bit sampling windows. |
Applications
| Automotive Body Control Module (BCM) | Infotainment System I/O Expansion |
|---|---|
Use Scenario: Isolating microcontroller GPIOs from door lock actuators and window motor drivers during sleep mode. IC Role / Device Role / Timing Role: Dual 3-state buffer providing controlled signal gating and Ioff-enabled power-domain isolation. Use Value: Prevents backfeed current into powered-down MCU banks while maintaining bus integrity across 12-V load transients. | Use Scenario: Level-shifting UART and I²C signals between 1.8-V application processor and 3.3-V audio codec/peripheral ICs. IC Role / Device Role / Timing Role: Voltage-tolerant bus buffer enabling bidirectional signal translation without timing skew. Use Value: Eliminates discrete resistor-divider networks and reduces BOM count by consolidating two independent level-shift paths. |
| ADAS Camera Module Interface | Electric Power Steering (EPS) ECU |
Use Scenario: Gating MIPI CSI-2 clock enable and frame sync signals to reduce EMI during inactive imaging periods. IC Role / Device Role / Timing Role: Low-propagation-delay buffer with precise enable timing control for high-speed digital video interfaces. Use Value: Ensures sub-5-ns edge alignment between clock and data enable paths, preserving setup/hold margins in 100+ MHz pixel streams. | Use Scenario: Isolating torque sensor analog front-end outputs from main MCU ADC inputs during fault recovery sequences. IC Role / Device Role / Timing Role: Fail-safe 3-state gate enabling hardware-level signal disconnection on safety-critical fault detection. Use Value: Meets ISO 26262 ASIL-B requirements for hardware-controlled signal path interruption without software intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G126QDRYRQ1 | Inverting output logic (vs. noninverting in CLVC2G125IDCTRQ1); otherwise identical VCC range, drive strength, and AEC-Q100 qualification. | Suitable where signal polarity inversion is acceptable or required in control logic chains (e.g., inverted enable for fail-safe shutdown). | Select when system timing or logic equations require inverted output behavior; no layout change needed - same DCU/DCT footprint and pinout. |
| MC74VHC2G125DTT1G | Wider VCC range (2.0–5.5 V); lower drive (±8 mA at 3.3 V); no Ioff support; industrial temp only (–40°C to +85°C). | Limited to non-power-sensitive applications without partial-power-down requirements; not AEC-Q100 qualified. | Use only in cost-sensitive, non-automotive designs where Ioff and automotive qualification are unnecessary. |
Compared with SN74LVC2G126QDRYRQ1 and MC74VHC2G125DTT1G, CLVC2G125IDCTRQ1 uniquely combines noninverting logic, Ioff protection, and full AEC-Q100 Grade 2 qualification - making it the sole choice for automotive systems requiring both signal integrity during power transitions and functional safety compliance.
Availability
CLVC2G125IDCTRQ1 is available at Aetrix Electronics and suitable for automotive body control modules, infotainment I/O expansion, and ADAS camera interface designs requiring stable component supply, long-term lifecycle assurance, and AEC-Q100-compliant sourcing.
Supply support for CLVC2G125IDCTRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive-grade silicon solutions with decades of automotive qualification expertise.
The SN74LVC2Gxx-Q1 product line delivers AEC-Q100-qualified, low-voltage CMOS logic devices optimized for signal integrity, power efficiency, and robust operation in automotive electronic control units.
FAQ
What is the maximum propagation delay of CLVC2G125IDCTRQ1 at 3.3 V?
The maximum propagation delay (tpd) of CLVC2G125IDCTRQ1 is 4.3 ns when operating at VCC = 3.3 V and TA = 25°C, as specified in the Switching Characteristics table of the official TI datasheet SCES559C. This value applies to both A→Y and OE→Y transitions and ensures timing compliance in high-speed digital control paths such as SPI enable gating and LIN header synchronization. CLVC2G125IDCTRQ1 maintains this performance across its full –40°C to +85°C operating range.
Does CLVC2G125IDCTRQ1 support partial-power-down operation?
Yes, CLVC2G125IDCTRQ1 supports partial-power-down operation via its Ioff feature, which disables outputs and limits leakage to ±10 μA when VCC = 0 V. This prevents damaging current backflow from live signal lines into unpowered sections of the system - a critical capability in automotive gateway modules where multiple power domains coexist. The Ioff specification is verified per JEDEC JESD78 and explicitly guaranteed in the Electrical Characteristics table of the CLVC2G125IDCTRQ1 datasheet.
What package type and dimensions does CLVC2G125IDCTRQ1 use?
CLVC2G125IDCTRQ1 uses the SSOP-8 (DCT) package: 3.0 mm × 3.1 mm body size, 1.3 mm maximum height, 0.65 mm lead pitch, and gull-wing surface-mount leads. It is RoHS-compliant with NiPdAu lead finish and MSL Level-1 rating (unlimited floor life at ≤30°C/60% RH). The package drawing DCT0008A is published by Texas Instruments and confirmed in the PACKAGE OUTLINE documentation for CLVC2G125IDCTRQ1.
Can CLVC2G125IDCTRQ1 interface 5-V signals with a 1.8-V microcontroller?
Yes, CLVC2G125IDCTRQ1 accepts input voltages up to 5.5 V regardless of VCC level - meaning it can safely translate 5-V logic signals down to a 1.8-V domain when VCC = 1.8 V. Its 5-V-tolerant inputs eliminate external level shifters in mixed-supply systems like automotive telematics units. This capability is explicitly tested and guaranteed in the Recommended Operating Conditions table, where VI(max) = 5.5 V applies across the full 1.65–5.5 V VCC range for CLVC2G125IDCTRQ1.
Is CLVC2G125IDCTRQ1 qualified for automotive applications?
Yes, CLVC2G125IDCTRQ1 is AEC-Q100 qualified (Grade 2, –40°C to +105°C ambient), with full automotive reliability testing including HTOL, temperature cycling, and latch-up immunity exceeding 100 mA per JESD 78 Class II. It is explicitly designated as an automotive-grade part in TI's ordering information and product folder, and carries the "-Q1" suffix confirming its qualification status. All electrical and thermal specifications for CLVC2G125IDCTRQ1 are validated under automotive operating conditions.
CLVC2G125IDCTRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SM8
CLVC2G125IDCTRQ1 FAQ
1.How can I place an order for CLVC2G125IDCTRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for CLVC2G125IDCTRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CLVC2G125IDCTRQ1 reliable?
The price and inventory of CLVC2G125IDCTRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CLVC2G125IDCTRQ1 is usually 5 days.
3.What payment methods are accepted for CLVC2G125IDCTRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CLVC2G125IDCTRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CLVC2G125IDCTRQ1?
CLVC2G125IDCTRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CLVC2G125IDCTRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CLVC2G125IDCTRQ1?
For technical support, including CLVC2G125IDCTRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CLVC2G125IDCTRQ1 requirements.
6.How does Aetrix verify that CLVC2G125IDCTRQ1 is sourced from the original manufacturer or authorized distributors?
All CLVC2G125IDCTRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CLVC2G125IDCTRQ1 meets industry standards.
7.What is the process for return or replacement of CLVC2G125IDCTRQ1?
All CLVC2G125IDCTRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with CLVC2G125IDCTRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CLVC2G125IDCTRQ1 part is unused and in its original packaging.
Return procedure for CLVC2G125IDCTRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CLVC2G125IDCTRQ1 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

