Texas Instruments CLVC2G17MDCKREPG4
- Part No.:
- CLVC2G17MDCKREPG4
- Manufacturer:
- Texas Instruments
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
CLVC2G17MDCKREPG4.pdf
- Description:
- IC BUF NON-INVERT 5.5V SC70-6
- Quantity:
- Payment:

- Shipping:

Inventory:2,436
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CLVC2G17MDCKREPG4 from Texas Instruments is a dual Schmitt-trigger buffer IC designed for 1.65-V to 5.5-V operation, featuring two independent noninverting buffers with hysteresis (ΔVT up to 2.0 V), ±24-mA output drive at 3.3 V, and 5.4-ns max propagation delay. It enables robust signal conditioning in noisy industrial sensor interfaces and level-translating I/O expansion circuits.
For engineers reviewing the CLVC2G17MDCKREPG4 datasheet, CLVC2G17MDCKREPG4 pinout, CLVC2G17MDCKREPG4 application, or CLVC2G17MDCKREPG4 equivalent, key selection criteria include Ioff-enabled partial-power-down support, 5.5-V-tolerant inputs, SC-70 (DCK) 6-pin package footprint, and guaranteed hysteresis across –55°C to 125°C.
Technical Context
This device implements two independent Schmitt-trigger buffers (Y = A) with distinct positive-going (VT+) and negative-going (VT–) input thresholds-e.g., VT+ = 3.1 V and VT– = 2.0 V at VCC = 4.5 V-enabling noise immunity in slow-rising or noisy digital signals. Its Ioff circuitry actively disables outputs during power-down, blocking reverse current flow when VCC = 0 V.
The CLVC2G17MDCKREPG4 supports mixed-voltage system interfacing: inputs accept up to 5.5 V regardless of VCC (1.65–5.5 V), and outputs swing rail-to-rail (VOH ≥ VCC – 0.1 V, VOL ≤ 0.55 V at 24 mA). It is qualified per JEDEC standards for extended temperature operation (–55°C to 125°C) with HAST, temperature cycling, and electromigration validation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - Enables direct interface with 1.8-V, 2.5-V, 3.3-V, and 5-V logic domains without level shifters. |
| Max tpd | 5.4 ns at VCC = 3.3 V - Supports >100-MHz signal conditioning in timing-critical sensor front-ends. |
| Output Drive | ±24 mA at VCC = 3.3 V - Drives multiple LVC loads or small capacitive traces without external buffering. |
| Hysteresis ΔVT | Up to 2.0 V at VCC = 5.5 V - Rejects >1-V peak-to-peak noise on slow-switching inputs (e.g., mechanical switches, analog comparators). |
| Ioff Current | ±10 µA max - Prevents backflow current during hot-insertion or partial power-down, protecting upstream drivers. |
| Input Voltage Tolerance | 0 V to 5.5 V - Allows 5-V inputs into 1.8-V or 2.5-V powered systems without clamping diodes or external protection. |
| ICC Max | 10 µA - Minimizes quiescent power in always-on monitoring circuits (e.g., battery-backed status indicators). |
Pinout & Package
CLVC2G17MDCKREPG4 uses the SC-70 (DCK) 6-pin surface-mount package (1.8 mm × 1.4 mm × 1.1 mm height), optimized for high-density PCB layouts and automated assembly. Pin 1 is marked by a dot or beveled edge; the package is RoHS-compliant with NiPdAu lead finish and MSL Level-1 rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - 1A | Input A of Buffer 1 | Noninverting Schmitt-trigger input; accepts 0–5.5 V regardless of VCC; requires tie-high or tie-low if unused. |
| 2 - GND | Ground Reference | Primary return path for both buffers; must be low-impedance and decoupled near VCC pin. |
| 3 - 2A | Input A of Buffer 2 | Independent Schmitt-trigger input; electrically isolated from Buffer 1; same voltage tolerance as Pin 1. |
| 4 - 2Y | Output Y of Buffer 2 | Noninverting buffered output; rail-to-rail swing; capable of sourcing/sinking ±24 mA at 3.3 V. |
| 5 - 1Y | Output Y of Buffer 1 | Independent output with identical drive strength and switching specs as Pin 4; no internal coupling to Buffer 2. |
| 6 - VCC | Supply Voltage | Power input for both buffers; supports 1.65–5.5 V; requires local 0.1-µF ceramic decoupling to GND (Pin 2). |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs with programmable hysteresis | ΔVT = 0.4–2.0 V across VCC range - Eliminates contact bounce or EMI-induced glitches in switch debouncing and sensor signal conditioning. |
| Ioff partial-power-down protection | Outputs disabled and high-impedance when VCC = 0 V - Enables safe insertion/removal in live backplanes and modular I/O systems. |
| 5.5-V tolerant inputs | VI = 0–5.5 V independent of VCC - Simplifies interconnection between legacy 5-V peripherals and modern low-voltage microcontrollers. |
| Rail-to-rail CMOS output drive | VOH ≥ VCC – 0.1 V, VOL ≤ 0.55 V at 24 mA - Ensures full logic swing into standard LVC/LVT loads without degradation. |
| Extended temperature qualification | –55°C to 125°C operation with HAST, temperature cycling, and electromigration validation - Certified for aerospace, downhole, and automotive under-hood use. |
Applications
| Industrial Sensor Interface | Microcontroller I/O Expansion |
|---|---|
|
Use Scenario: Conditioning slow-rising signals from RTD bridges, thermocouples, or proximity sensors exposed to EMI in factory automation cabinets. IC Role / Device Role / Timing Role: Dual Schmitt-trigger buffer providing noise-immune signal shaping before ADC sampling or GPIO capture. Use Value: 2.0-V hysteresis rejects >1-V conducted noise; 5.5-V input tolerance allows direct connection to unregulated sensor supply rails. |
Use Scenario: Extending GPIO count of an ARM Cortex-M0+ MCU operating at 1.8 V while interfacing with 3.3-V peripheral modules. IC Role / Device Role / Timing Role: Level-translating noninverting buffer enabling bidirectional signal integrity across voltage domains. Use Value: Input tolerance to 5.5 V and rail-to-rail outputs ensure clean logic levels; 5.4-ns tpd avoids timing bottlenecks in real-time control loops. |
| Automotive Body Control Module | Medical Patient Monitor Front-End |
|
Use Scenario: Debouncing mechanical door latch or seat position switches in harsh automotive environments (–40°C to 105°C). IC Role / Device Role / Timing Role: Schmitt-trigger buffer converting noisy mechanical contact closures into clean digital inputs for MCU wake-up detection. Use Value: Qualified to –55°C to 125°C with HAST validation ensures reliability; Ioff prevents backfeed during battery disconnect events. |
Use Scenario: Isolating and cleaning analog comparator outputs driving alarm indicators in low-power portable ECG monitors. IC Role / Device Role / Timing Role: Low-quiescent-current (10 µA) buffer ensuring stable logic transitions while minimizing battery drain. Use Value: Ultra-low ICC extends battery life; 1.65-V minimum VCC supports operation from single Li-ion cells (3.0–4.2 V) via LDO. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual Schmitt-trigger buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G17MDCKREP | Identical electrical specs and pinout; differs only in tape-and-reel packaging (no G4 suffix) and marking consistency. | No functional difference; both rated –55°C to 125°C with same Ioff, hysteresis, and drive strength. | Select CLVC2G17MDCKREPG4 for guaranteed TI Enhanced Product (EP) pedigree and full DMS/PCN traceability. |
| SN74LVC2G17-Q1 | Automotive-qualified (AEC-Q100 Grade 1); identical core logic but validated for zero-defect automotive production with additional screening. | Required for ASIL-B safety-critical body electronics; not necessary for industrial or medical non-safety systems. | Choose SN74LVC2G17-Q1 only when automotive qualification documentation and PPAP support are mandatory. |
Compared with SN74LVC2G17MDCKREP, CLVC2G17MDCKREPG4 offers identical performance with enhanced product-change notification and controlled baseline manufacturing; versus SN74LVC2G17-Q1, it provides full EP reliability without automotive-specific cost premiums or qualification overhead.
Availability
CLVC2G17MDCKREPG4 is available at Aetrix Electronics and suitable for industrial sensor interfaces, microcontroller I/O expansion, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CLVC2G17MDCKREPG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-reliability logic and interface solutions.
The SN74LVC2G17 family delivers dual Schmitt-trigger buffering for noise-prone signal paths in harsh environments, targeting industrial automation, aerospace, and automotive systems where signal integrity and long-term supply stability are critical.
FAQ
What is the maximum input voltage CLVC2G17MDCKREPG4 can tolerate?
The CLVC2G17MDCKREPG4 accepts input voltages from –0.5 V to 5.5 V, independent of VCC level. This 5.5-V tolerance allows direct connection to higher-voltage sources (e.g., 5-V sensors or legacy peripherals) even when powered from 1.8 V or 2.5 V, eliminating need for external level-shifting components in mixed-voltage systems.
Does CLVC2G17MDCKREPG4 support partial power-down operation?
Yes, CLVC2G17MDCKREPG4 incorporates Ioff circuitry that disables both outputs and blocks current backflow when VCC = 0 V. This feature is essential for hot-swap applications and modular systems where subsystems may be powered independently, preventing damage to upstream drivers during power sequencing or field replacement.
What is the hysteresis voltage (ΔVT) of CLVC2G17MDCKREPG4 at 3.3 V supply?
At VCC = 3.3 V, CLVC2G17MDCKREPG4 exhibits a typical hysteresis of 1.5 V (VT+ = 2.2 V, VT– = 0.7 V), with a minimum of 0.4 V and maximum of 1.5 V across temperature and process variation. This wide hysteresis ensures reliable noise rejection for slow or noisy signals such as mechanical switch inputs or analog comparator outputs.
Can CLVC2G17MDCKREPG4 drive multiple LVC loads simultaneously?
Yes, CLVC2G17MDCKREPG4 provides ±24-mA output drive capability at 3.3 V, sufficient to drive up to 10 standard LVC inputs (each ~1 µA) or several LVT loads with capacitive loading up to 50 pF. Its rail-to-rail VOH/VOL performance ensures logic-level compatibility without degradation, even under full load.
Is CLVC2G17MDCKREPG4 suitable for automotive applications?
CLVC2G17MDCKREPG4 is an Enhanced Product (EP) variant qualified for –55°C to 125°C operation with JEDEC-recommended reliability testing (HAST, temperature cycling, electromigration), making it suitable for under-hood and chassis applications. For ASIL-B safety-critical automotive systems, TI recommends the AEC-Q100 qualified SN74LVC2G17-Q1 instead.
CLVC2G17MDCKREPG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- Schmitt Trigger
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-6
CLVC2G17MDCKREPG4 FAQ
1.How can I place an order for CLVC2G17MDCKREPG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CLVC2G17MDCKREPG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CLVC2G17MDCKREPG4 reliable?
The price and inventory of CLVC2G17MDCKREPG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CLVC2G17MDCKREPG4 is usually 5 days.
3.What payment methods are accepted for CLVC2G17MDCKREPG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CLVC2G17MDCKREPG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CLVC2G17MDCKREPG4?
CLVC2G17MDCKREPG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CLVC2G17MDCKREPG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CLVC2G17MDCKREPG4?
For technical support, including CLVC2G17MDCKREPG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CLVC2G17MDCKREPG4 requirements.
6.How does Aetrix verify that CLVC2G17MDCKREPG4 is sourced from the original manufacturer or authorized distributors?
All CLVC2G17MDCKREPG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CLVC2G17MDCKREPG4 meets industry standards.
7.What is the process for return or replacement of CLVC2G17MDCKREPG4?
All CLVC2G17MDCKREPG4 units undergo pre-shipment inspection (PSI). If there is an issue with CLVC2G17MDCKREPG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CLVC2G17MDCKREPG4 part is unused and in its original packaging.
Return procedure for CLVC2G17MDCKREPG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CLVC2G17MDCKREPG4 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
