My Inquiry
My Account
onsemi CM2009-02QR
- Part No.:
- CM2009-02QR
- Manufacturer:
- onsemi
- Category:
- Mixed Technology
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
CM2009-02QR.pdf
- Description:
- TVS DEV DIODE ARRAY 6V 16-QSOP
- Quantity:
- Payment:
- Shipping:
Inventory:5,748
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CM2009-02QR from onsemi is a VGA port companion circuit integrating ESD protection, DDC level shifting, and HSYNC/VSYNC buffering for PC graphics controllers, set-top boxes, and DVI-I interfaces. It features 7-channel ±8 kV IEC-61000-4-2 ESD protection, 15 Ω integrated SYNC output termination, and bi-directional N-MOSFET level shifters for DDC_CLK/DDC_DATA between 3.3 V controller and 5 V monitor domains.
For engineers reviewing the CM2009-02QR datasheet, pinout, applications, or equivalent options, this device addresses signal integrity, backdrive prevention, and impedance-matched sync routing in legacy video interface designs requiring robust electrostatic immunity and multi-rail compatibility.
Technical Context
The CM2009-02QR implements three independent functional blocks: (1) low-capacitance (≤4 pF) current-steering ESD diodes on VIDEO_1/2/3, SYNC_OUT1/2, and DDC_OUT1/2; (2) two non-inverting CMOS drivers with 15 Ω series output resistance per SYNC channel, accepting TTL inputs and delivering rail-to-rail outputs swinging from GND to VCC_SYNC (typically 5 V); and (3) dual N-channel MOSFETs with gate tied to VCC_DDC (3.3 V) enabling bidirectional level translation for DDC signals while blocking back-current during power-down mismatches.
Its triple-isolated supply architecture-VCC_VIDEO (for video ESD), VCC_SYNC (for sync drivers), and VCC_DDC (for FET gates)-enables interoperability across mixed-voltage systems. The BYP pin supports optional 0.2 µF capacitor to elevate DDC ESD rating from ±4 kV to ±8 kV contact discharge, aligning with IEC-61000-4-2 Level 4 when implemented.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Protection | ±8 kV contact discharge (IEC-61000-4-2 Level 4) on VIDEO/SYNC/DDC outputs when BYP bypassed; ±4 kV without BYP |
| SYNC Output Resistance | 15 Ω per channel (CM2009-02QR variant), eliminating need for external series termination resistors on HSYNC/VSYNC |
| VIDEO Input Capacitance | Max 4 pF at 1 MHz, minimizing high-frequency loading on RGB analog video lines |
| DDC Level Shift Range | Supports bidirectional translation between 3.3 V DDC controller and 5 V monitor side, with ≤0.18 V ON-state drop at 3 mA |
| SYNC Propagation Delay | 12 ns typical (L→H and H→L), ensuring minimal skew between HSYNC and VSYNC timing paths |
| Operating Temperature | −40 °C to +85 °C, qualified for industrial and consumer embedded video interface environments |
Pinout & Package
CM2009-02QR is housed in a compact 16-pin QSOP package (Case 492), optimized for placement near VGA/DVI-I connectors to minimize trace length and preserve ESD performance. Pin assignments are validated per onsemi's official pin description table and schematic.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC_SYNC (Pin 1) | Isolated supply for SYNC drivers and ESD circuits | Enables independent 5 V rail for sync buffering, decoupled from video/DDC domains |
| VCC_VIDEO (Pin 2) | Supply for VIDEO_1/2/3 ESD protection | Allows low-voltage video controller ICs (e.g., 2.5 V or 3.3 V) to drive protected RGB lines |
| VIDEO_1–3 (Pins 3–5) | ESD-protected video signal channels | Each handles one RGB analog line with ≤4 pF loading and ±8 kV ESD immunity |
| GND (Pin 6) | Common ground reference | Low-inductance return path required for optimal ESD clamp operation |
| VCC_DDC (Pin 7) | Gate supply for DDC level-shifting MOSFETs | Tied to DDC controller's 3.3 V rail to configure FET threshold and prevent backdrive |
| BYP (Pin 8) | DDC ESD enhancement input | Accepts 0.2 µF ceramic cap to raise DDC_OUT ESD rating from ±4 kV to ±8 kV |
| DDC_IN1/2 (Pins 10–11) | DDC controller-side inputs | Connect to DDC_CLK/DDC_DATA outputs of graphics controller; tolerate up to 6 V |
| DDC_OUT1/2 (Pins 9,12) | DDC monitor-side outputs | Drive DDC lines on VGA connector; include backdrive protection when monitor is powered |
| SYNC_IN1/2 (Pins 13,15) | SYNC controller-side inputs | Accept TTL-level HSYNC/VSYNC from GPU; VIH = 2.0 V min, VIL = 0.6 V max |
| SYNC_OUT1/2 (Pins 14,16) | SYNC monitor-side outputs | Deliver CMOS-level outputs (VOH = 2.0 V @ 24 mA, VOL = 0.8 V @ 24 mA) with 15 Ω series resistance |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 15 Ω SYNC termination | Eliminates two external 33 Ω resistors per sync line, reducing BOM count and PCB area in VGA/DVI-I routing |
| Bi-directional DDC level shifting | Enables interoperability between 3.3 V DDC transceivers and 5 V monitor pull-ups without external FETs or translators |
| Backdrive protection on DDC lines | Prevents current flow from powered monitor into unpowered DDC controller via internal FET gate control |
| 7-channel IEC-61000-4-2 Level 4 ESD | Protects all critical VGA connector pins (RGB, HSYNC, VSYNC, DDC) to ±8 kV contact discharge with proper BYP bypass |
| Triple isolated supply rails | Permits independent voltage scaling for video (2.5–5 V), sync (5 V), and DDC (3.3 V) domains in mixed-supply systems |
Applications
| VGA Graphics Card Interface | DVI-I Set-Top Box Port |
|---|---|
Use Scenario: Integrating ESD-safe RGB and sync routing between GPU ASIC and rear-panel VGA connector on discrete graphics cards. IC Role / Device Role / Timing Role: VGA port companion providing ESD clamping, sync buffering with matched impedance, and DDC level translation. Use Value: Enables reliable hot-plug detection and display enumeration over DDC while maintaining analog video fidelity and meeting IEC-61000-4-2 Level 4 compliance. | Use Scenario: Protecting video interface in consumer set-top boxes with both VGA and DVI-I outputs sharing common DDC and sync logic. IC Role / Device Role / Timing Role: Signal conditioner for legacy analog video paths, handling level shifts, ESD, and sync termination in space-constrained enclosures. Use Value: Reduces layout complexity by consolidating protection and translation functions into single 16-pin QSOP, avoiding discrete diode arrays and buffer ICs. |
| Notebook PC Docking Station | Industrial Control Panel VGA Output |
Use Scenario: Supporting VGA passthrough in laptop docking stations where host GPU operates at 3.3 V but external monitors require 5 V DDC pull-ups. IC Role / Device Role / Timing Role: Bidirectional DDC translator and sync driver with isolated supplies to manage power sequencing mismatches. Use Value: Prevents back-current damage during partial power-down states and ensures stable EDID communication across voltage domains. | Use Scenario: Adding ruggedized VGA output to industrial HMIs where ESD exposure exceeds standard consumer limits. IC Role / Device Role / Timing Role: High-immunity interface conditioner for mission-critical displays operating in electrically noisy factory environments. Use Value: Delivers certified ±8 kV contact ESD protection on all video/sync/DDC lines, verified per IEC-61000-4-2, reducing field failure rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar VGA port companion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CM2009-00QR | Features 65 Ω integrated SYNC output resistance instead of 15 Ω; same pinout, package, and ESD specs | Targeted for systems using standard 75 Ω coaxial video cabling where 65 Ω termination approximates characteristic impedance | Select CM2009-00QR when interfacing with legacy VGA cables requiring higher-series termination; CM2009-02QR suits modern short-run PCB traces with lower Z₀ |
| TPD12S016RGER | TI device with integrated HDMI-level ESD, but lacks dedicated VGA sync buffering and uses different DDC level-shift architecture | Designed for HDMI/DVI-D with TMDS, not analog RGB; no HSYNC/VSYNC drivers or 15 Ω SYNC termination | Not interchangeable; TPD12S016RGER serves digital video only, while CM2009-02QR is purpose-built for analog VGA/DVI-I signal conditioning |
Compared with CM2009-00QR and TPD12S016RGER, the CM2009-02QR uniquely combines 15 Ω sync termination, bidirectional DDC level shifting, and 7-channel ±8 kV ESD in a single 16-pin QSOP-making it the only direct solution for analog video interface hardening where precise low-impedance sync routing and backdrive-safe DDC operation are required.
Availability
CM2009-02QR is available at Aetrix Electronics and suitable for desktop PCs, graphics cards, and set-top boxes requiring stable component supply, long-term industrial availability, and certified ESD immunity for legacy video interfaces.
Supply support for CM2009-02QR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The CM2009-02QR belongs to onsemi's interface protection product line, engineered specifically to simplify VGA and DVI-I port design by integrating ESD, level shifting, and sync buffering into a single compact package for legacy video system developers.
FAQ
What is the primary function of the CM2009-02QR in a VGA interface?
The CM2009-02QR serves as a VGA port companion circuit that integrates ESD protection for all seven VGA connector signals (RGB, HSYNC, VSYNC, DDC_CLK, DDC_DATA), level shifting for DDC signals between mismatched voltage domains, and buffered, impedance-matched HSYNC/VSYNC outputs. It enables robust, standards-compliant analog video interface design without discrete protection or translation components.
How does the CM2009-02QR differ from the CM2009-00QR variant?
The CM2009-02QR and CM2009-00QR share identical pinout, package, ESD rating, and functional blocks-but differ in integrated SYNC output resistance: CM2009-02QR provides 15 Ω per sync channel, while CM2009-00QR provides 65 Ω. This makes CM2009-02QR suitable for short PCB trace routing with lower characteristic impedance, whereas CM2009-00QR targets longer cable runs.
Does the CM2009-02QR require external termination resistors for HSYNC and VSYNC lines?
No-the CM2009-02QR integrates 15 Ω series termination resistors on both SYNC_OUT1 and SYNC_OUT2 pins, eliminating the need for external resistors in most VGA/DVI-I implementations. This reduces BOM count and PCB footprint while ensuring consistent impedance matching for sync signal integrity.
What is the role of the BYP pin on the CM2009-02QR?
The BYP pin on the CM2009-02QR accepts an external 0.2 µF ceramic capacitor to ground, which increases the ESD withstand voltage on DDC_OUT1 and DDC_OUT2 from ±4 kV to ±8 kV contact discharge per IEC-61000-4-2 Level 4. Without the BYP capacitor, DDC ESD protection remains at ±4 kV, while video and sync lines retain full ±8 kV rating.
Can the CM2009-02QR be used in DVI-I applications?
Yes-the CM2009-02QR is explicitly designed for both VGA and DVI-I ports. Its ESD protection covers all analog video pins (RGB, HSYNC, VSYNC) and DDC pins (DDC_CLK, DDC_DATA), and its level-shifting FETs and sync buffers operate identically in DVI-I configurations where analog video signals coexist with digital TMDS lanes.
CM2009-02QR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Clamping:
- 6V
- Technology:
- Diode Array
- Number of Circuits:
- 1
- Applications:
- DVI-I, VGA Ports
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
CM2009-02QR FAQ
1.How can I place an order for CM2009-02QR through Aetrix?
Please submit a Request for Quotation (RFQ) for CM2009-02QR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CM2009-02QR reliable?
The price and inventory of CM2009-02QR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CM2009-02QR is usually 5 days.
3.What payment methods are accepted for CM2009-02QR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CM2009-02QR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CM2009-02QR?
CM2009-02QR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CM2009-02QR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CM2009-02QR?
For technical support, including CM2009-02QR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CM2009-02QR requirements.
6.How does Aetrix verify that CM2009-02QR is sourced from the original manufacturer or authorized distributors?
All CM2009-02QR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CM2009-02QR meets industry standards.
7.What is the process for return or replacement of CM2009-02QR?
All CM2009-02QR units undergo pre-shipment inspection (PSI). If there is an issue with CM2009-02QR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CM2009-02QR part is unused and in its original packaging.
Return procedure for CM2009-02QR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CM2009-02QR Tags
-
ESD03A5V5R17V
Stackpole Electronics Inc
-
ESDU02A5V5R17V
Stackpole Electronics Inc
-
0603ESDA-MLP7
Eaton - Electronics Division
.jpg)
-
0603ESDA2-TR2
Eaton - Electronics Division
-
PS04LTVA1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP7
Eaton - Electronics Division
-
TPD2S017DBVR
Texas Instruments
.jpg)
-
V2F105A150Y2EDP
KYOCERA AVX
-
82307050029
Würth Elektronik
-
NCP360SNT1G
onsemi
-
V2F118A400Y2EDP
KYOCERA AVX
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
