onsemi CS403GT5
- Part No.:
- CS403GT5
- Manufacturer:
- onsemi
- Package:
- -
- Datasheet:
-
CS403GT5.pdf
- Description:
- IC REG LINEAR FIXED LDO REG
- Quantity:
- Payment:

- Shipping:

Inventory:21,150
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CS403GT5 from onsemi is a 5.0 V ±3% fixed-output linear regulator designed as a post-regulator for switching power supplies. It delivers 750 mA output current, features active delayed reset with 10–30 ms programmable delay via external capacitor, and achieves 1.4 V typical dropout at full load. Its PNP–NPN output stage enables low quiescent current (4.0 mA typ. at 750 mA) and high PSRR (70 dB at 120 Hz), making it ideal for microprocessor supply rails requiring clean, stable voltage and reliable power-on reset.
For engineers reviewing the CS403GT5 datasheet, pinout, applications, or equivalent options, key selection criteria include its 5-lead TO-220 package with GND-tab, RESET open-collector output behavior, delay capacitor timing interface, dropout voltage vs. load/temperature performance, and thermal derating requirements in high-power applications.
Technical Context
The CS403GT5 integrates dual comparator-based reset logic with hysteresis on both RESET and Delay thresholds (VRTL = 4.75 V, VDH = 200–1000 mV), ensuring glitch-free reset assertion during brownout recovery. Its internal reference switches from VIN to VOUT once regulation is achieved-optimizing supply rejection without sacrificing transient response.
It employs a latching Delay capacitor discharge circuit that fully discharges Cd whenever VOUT falls below VRTL, guaranteeing a controlled RESET pulse after any fault. The RESET output is open-collector NPN with 0.08–0.40 V saturation voltage at 1.6 mA sink, compatible with CMOS logic inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 5.0 V ±3% (4.85–5.15 V); tight tolerance ensures compatibility with 5 V microprocessor I/O and core supply margins. |
| Dropout Voltage | 1.4 V typical at 750 mA; enables operation with minimal headroom over 6 V input rails. |
| Quiescent Current | 4.0 mA typical at 750 mA load; minimizes no-load power loss in always-on subsystems. |
| PSRR | 70 dB at 120 Hz; suppresses ripple from upstream switchers to maintain clean digital supply rails. |
| Reset Threshold | VRTL = 4.75 V (falling), VRTH = VOUT – 0.04 V (rising); provides 40 mV hysteresis for noise-immune reset triggering. |
| Delay Time | 10–30 ms with 100 nF capacitor; allows configurable power-up sequencing and hold-off during input ramp. |
| Thermal Resistance | RΘJA = 50°C/W (TO-220); requires heatsinking above ~1.5 W dissipation at ambient 70°C. |
Pinout & Package
CS403GT5 uses a 5-lead TO-220 package (Case 314D) with tab connected to Pin 3 (GND). The straight leadform supports through-hole mounting and direct heatsinking via the metal tab.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VIN | Input voltage supply | Accepts 7.0–18 V DC; must be decoupled near device to support PSRR and stability. |
| 2 - RESET | Open-collector reset output | Sinks current when VOUT < VRTL; requires external pull-up for CMOS-compatible active-low reset signal. |
| 3 - GND | Ground reference and thermal path | Tab is electrically and thermally tied to this pin; critical for thermal management and noise control. |
| 4 - Delay | Reset timing capacitor interface | Sources 10–40 µA to charge external Cd; sinks current to discharge Cd when VOUT faults. |
| 5 - VOUT | Regulated 5.0 V output | Delivers up to 750 mA; requires ≥10 µF output capacitor (tantalum/aluminum) for loop stability. |
Key Features
| Feature | Design Value |
|---|---|
| Active delayed reset | Programmable 10–30 ms delay via single external capacitor; eliminates false resets during input transients. |
| Reference switching architecture | Internal reference transitions from VIN to VOUT at regulation; improves PSRR by >15 dB above 1 kHz. |
| Latching delay discharge | Delay capacitor fully discharged on any VOUT fault-even sub-millisecond dips-ensuring deterministic reset timing. |
| Low-noise PNP–NPN output stage | Enables 1.4 V dropout at 750 mA while limiting quiescent current to 4.0 mA, reducing thermal load. |
| Reset output hysteresis | 40 mV threshold hysteresis (VRTL to VRTH) plus 200–1000 mV delay hysteresis (VDH) prevents chatter during marginal conditions. |
Applications
| Microprocessor Power Supply | Industrial PLC I/O Module |
|---|---|
Use Scenario: Providing clean, regulated 5 V to an ARM Cortex-M7 MCU and its peripheral interfaces during cold start and brownout events. IC Role / Device Role / Timing Role: Post-regulator and system supervisor-stabilizes noisy switcher output and asserts RESET until VOUT reaches 4.75 V with 20 ms delay. Use Value: Prevents MCU lockup by ensuring firmware execution only begins after stable 5 V rail and clock initialization are complete. | Use Scenario: Powering isolated digital input circuits in a DIN-rail mounted PLC where EMI immunity and long-term drift tolerance are critical. IC Role / Device Role / Timing Role: Precision linear regulator with reset supervision-maintains 5 V ±3% over –40°C to +85°C and triggers fault-safe shutdown on undervoltage. Use Value: Eliminates need for separate supervisor IC; reduces BOM count while meeting IEC 61000-4-4 surge immunity requirements via noise-immune RESET. |
| Medical Sensor Signal Chain | Automotive Body Control Module |
Use Scenario: Supplying analog front-end (AFE) and ADC reference circuits in portable ECG monitors where low noise and low drift are mandatory. IC Role / Device Role / Timing Role: Low-drift, low-noise linear regulator-delivers 5 V with <100 µVpp ripple and <50 ppm/°C output drift over temperature. Use Value: Enables 16-bit ADC accuracy without additional filtering; avoids gain/offset errors caused by supply variation. | Use Scenario: Regulating 5 V for CAN transceiver bias and microcontroller peripherals in under-hood BCMs exposed to 125°C junction temperatures. IC Role / Device Role / Timing Role: High-temperature linear regulator with integrated reset-operates up to TJ = 150°C and asserts RESET before VOUT drops below 4.75 V. Use Value: Meets AEC-Q100 Grade 0 thermal requirements without external thermal foldback; simplifies compliance testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar linear regulator with reset applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV70250DBVR | 300 mA output, 170 mV dropout, no integrated reset; requires external supervisor IC. | Lacks programmable delay and latch-based reset discharge; unsuitable for systems needing guaranteed reset pulse after brief dips. | Choose for space-constrained, low-current apps where reset is handled separately and ultra-low dropout is prioritized. |
| TPS76350QDBVRQ1 | 500 mA output, 350 mV dropout, integrated reset with fixed 200 ms delay; automotive-grade (AEC-Q100). | Fixed delay cannot be tuned; longer delay may conflict with fast-boot MCU requirements. | Prefer for automotive body electronics where qualification and longer reset hold time are required over programmability. |
Compared with TLV70250DBVR and TPS76350QDBVRQ1, the CS403GT5 uniquely combines 750 mA drive, programmable reset delay, latching discharge behavior, and TO-220 thermal capability-making it optimal for industrial and medical systems demanding robust, field-configurable power supervision.
Availability
CS403GT5 is available at Aetrix Electronics and suitable for microprocessor power supply, industrial PLC I/O modules, medical sensor signal chains, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CS403GT5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications.
The CS403GT5 belongs to onsemi's precision linear regulator family, engineered specifically for post-regulation of switching supplies in systems requiring simultaneous voltage accuracy, low noise, and intelligent power-good supervision.
FAQ
What is the maximum input voltage rating for the CS403GT5?
The CS403GT5 has an absolute maximum forward input voltage rating of 18 V. Operation above this level risks permanent damage. Electrical characteristics are specified for 7.0 V ≤ VIN ≤ 10 V, but the device remains functional up to 18 V within thermal limits. Always observe maximum power dissipation constraints-especially at high VIN and high IOUT-using RΘJA = 50°C/W and ambient temperature derating curves from the datasheet.
How does the CS403GT5 generate its reset delay time?
The CS403GT5 generates reset delay using an external capacitor (Cd) connected to the Delay pin. An internal current source (10–40 µA) charges Cd until it reaches VDTC (3.7–4.4 V); when exceeded, the RESET output is released. If VOUT falls below VRTL (4.75 V), the Delay pin actively discharges Cd to ground. This latching discharge ensures the delay timer resets completely on every fault, guaranteeing consistent RESET pulse width for the CS403GT5 in real-world transient conditions.
Can the CS403GT5 operate without an output capacitor?
No, the CS403GT5 requires an output capacitor (COUT ≥ 10 µF) for stability, as confirmed in the test circuit (Figure 6) and Application Notes. Aluminum or tantalum electrolytics are mandated-ceramic or film capacitors with near-zero ESR cause oscillation due to loop instability. Omitting COUT or using inappropriate types will result in sustained ringing or sustained oscillation on VOUT, compromising regulation and potentially damaging downstream loads powered by the CS403GT5.
What is the function of the GND pin (Pin 3) on the CS403GT5?
Pin 3 (GND) serves as the electrical reference for all internal circuitry and the thermal path to the metal tab in the TO-220 package. It is directly bonded to the tab, enabling direct heatsinking. All voltage measurements-including VOUT, RESET, and Delay-are referenced to this pin. Improper grounding (e.g., high-impedance traces or shared noisy return paths) degrades PSRR, increases output noise, and can destabilize the reset threshold comparators. For optimal performance, connect Pin 3 to a low-impedance ground plane and mount the CS403GT5 with the tab thermally coupled to a heatsink.
Does the CS403GT5 support adjustable output voltage configurations?
No, the CS403GT5 is a fixed 5.0 V ±3% output regulator and does not support external feedback resistors or adjustment. Its internal voltage reference and error amplifier are trimmed for 5 V operation only. Attempting to modify the output via external components violates the design intent and voids all guaranteed specifications-including line/load regulation, dropout, and reset thresholds. For adjustable outputs, consider onsemi's CS402 series or other members of the same family explicitly rated for variable configurations.
CS403GT5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Output Configuration:
- -
- Output Type:
- -
- Number of Regulators:
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- -
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- -
- Control Features:
- -
- Protection Features:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
CS403GT5 FAQ
1.How can I place an order for CS403GT5 through Aetrix?
Please submit a Request for Quotation (RFQ) for CS403GT5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CS403GT5 reliable?
The price and inventory of CS403GT5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CS403GT5 is usually 5 days.
3.What payment methods are accepted for CS403GT5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CS403GT5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CS403GT5?
CS403GT5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CS403GT5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CS403GT5?
For technical support, including CS403GT5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CS403GT5 requirements.
6.How does Aetrix verify that CS403GT5 is sourced from the original manufacturer or authorized distributors?
All CS403GT5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CS403GT5 meets industry standards.
7.What is the process for return or replacement of CS403GT5?
All CS403GT5 units undergo pre-shipment inspection (PSI). If there is an issue with CS403GT5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CS403GT5 part is unused and in its original packaging.
Return procedure for CS403GT5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CS403GT5 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

