My Inquiry
My Account
onsemi CS5165AGDWR16G
- Part No.:
- CS5165AGDWR16G
- Manufacturer:
- onsemi
- Category:
- Special Purpose Regulators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
CS5165AGDWR16G.pdf
- Description:
- IC REG CTRLR INTEL 2OUT 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,714
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CS5165AGDWR16G from onsemi is a 5-bit synchronous CPU buck controller optimized for Pentium II processor power delivery. It implements V² control architecture with 100 ns transient response, ±1.0% DAC voltage accuracy over temperature, and dual N-channel FET drive capability in a Pb-free SOIC-16 wide-body package. It delivers adaptive voltage positioning and hiccup-mode short-circuit protection for desktop and multiprocessor server applications.
For engineers reviewing the CS5165AGDWR16G datasheet, pinout, applications, or equivalent options, key selection criteria include V² topology performance, VID-based output programming (VID0–VID4), soft-start timing via SS pin, COFF-set off-time, and GATE(H)/GATE(L) driver specs for external NFETs.
Technical Context
The CS5165AGDWR16G uses V² control - generating its ramp signal directly from output voltage ESR - enabling inherent line/load regulation without artificial slope compensation. Its error amplifier drives COMP to set reference, while PWM comparator reacts to VFB vs. ramp within 130–180 ns after blanking.
It operates with constant off-time (programmed by COFF capacitor), variable on-time, and includes integrated features: 5-bit VID DAC (±1.0% tolerance), adaptive voltage positioning (±40 mV droop), 65 ns FET nonoverlap, and hiccup-mode fault recovery (3.3% duty cycle) triggered by VFB low comparator and SS timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V² Control Transient Response | 100 ns - enables fastest load-step correction among buck controllers of its era, critical for Pentium II core voltage stability. |
| DAC Accuracy | ±1.0% over −40°C to +125°C - ensures tight DC output regulation across temperature without external trimming. |
| Switching Frequency Range | Up to 1.0 MHz - allows compact magnetics and high-efficiency design with minimal PCB area. |
| GATE(H)/GATE(L) Drive Strength | 1.5 A peak, 200 mA DC - supports fast switching of large NFETs (e.g., IRL3103) with 40 ns rise/fall times into 3.3 nF load. |
| FET Nonoverlap Time | 65 ns - prevents shoot-through current between high-side and low-side MOSFETs, enhancing efficiency and reliability. |
| OVP Reaction Time | 100 ns - intrinsic to V² topology; shuts off GATE(H) and activates GATE(L) to crowbar output during overvoltage events. |
| Soft-Start Timing | Programmable via SS capacitor (1.6–5.0 ms charge time) - ensures controlled inrush current and avoids input rail collapse at startup. |
Pinout & Package
CS5165AGDWR16G is housed in a Pb-free SOIC-16 wide-body (DW suffix, Case 751G) package with 1.27 mm pitch and thermal pad not present. Pin 1 is marked by notch or dot; pin numbering follows standard SOIC convention (counterclockwise from top-left corner).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VID0–VID4 (Pins 1–4, 6) | Voltage ID DAC inputs | Set output voltage in two ranges: 2.14–3.54 V (100 mV steps, VID4=1) or 1.34–2.09 V (50 mV steps, VID4=0); internally pulled up to 5.0 V. |
| SS (Pin 5) | Soft-start timing input | Capacitor to LGND sets soft-start duration and hiccup-mode fault timing; clamped at 0.95 V during startup. |
| COFF (Pin 7) | Off-time programming | Capacitor to LGND sets normal off-time (1.0–2.3 µs) and extended off-time (5.0–12.0 µs) for fault recovery. |
| ENABLE (Pin 8) | Enable/disable control | Logic-low (<0.8 V) forces micropower shutdown (300–600 µA VCC current); internally pulled up to 1.8 V. |
| VCC (Pin 9) | Main supply input | 8–14 V operation; includes VCC monitor (3.75–4.15 V start threshold) to prevent premature startup. |
| GATE(H) (Pin 10) | High-side NFET driver | Drives external high-side N-channel MOSFET; 1.2–2.0 V high-level, 1.0–1.5 V low-level, 40 ns rise/fall into 3.3 nF. |
| PGND (Pin 11) | Power ground return | High-current return path for GATE(H)/GATE(L); must be low-inductance connection to minimize noise and shoot-through risk. |
| GATE(L) (Pin 12) | Low-side synchronous rectifier driver | Drives external low-side N-channel MOSFET; matched timing with GATE(H) and 65 ns nonoverlap guarantee. |
| PWRGD (Pin 13) | Open-drain power-good indicator | Active-low when VFB deviates >±5% from DAC target; 30–120 µs delay ensures stable regulation before assertion. |
| LGND (Pin 14) | Logic ground reference | Reference for all control circuitry (COMP, VFB, VID, ENABLE); must be separated from PGND to avoid noise coupling. |
| COMP (Pin 15) | Error amplifier output | Drives external RC compensation network; clamped at 0.85–1.15 V; source/sink current up to 1.0 mA. |
| VFB (Pin 16) | Feedback input | Monitors output voltage via resistor divider; connects to error amp, PWM comparator, and low-VFB comparator for fault detection. |
Key Features
| Feature | Design Value |
|---|---|
| V² Control Topology | Uses output capacitor ESR as natural ramp source - eliminates need for slope compensation, improves noise immunity, and enables 100 ns transient response. |
| Adaptive Voltage Positioning | Pre-biases output voltage ±40 mV via droop resistor - reduces peak voltage deviation during 14 A load transients without sacrificing DC accuracy. |
| Hiccup-Mode Short-Circuit Protection | Self-timed 3.3% duty cycle using SS capacitor - limits average power dissipation during sustained faults, preventing MOSFET thermal runaway. |
| Programmable Soft-Start | Adjustable startup ramp via external SS capacitor - prevents inrush current surges and ensures reliable sequencing with 12 V/5 V supplies. |
| Overvoltage Protection (OVP) | Intrinsic to V² loop - responds in 100 ns to disconnect input and crowbar output via GATE(L), requiring no external components. |
| 5-Bit VID DAC with ±1.0% Tolerance | Supports 32 discrete output voltages across two precision ranges - meets Intel Pentium II VRM specifications without calibration. |
Applications
| Desktop CPU Power Supply | Multiprocessor Server VRM |
|---|---|
|
Use Scenario: Primary core voltage regulator for single Pentium II processor on ATX motherboard. IC Role / Device Role / Timing Role: Synchronous buck controller managing 5 V/12 V input to 2.8 V @ 14.2 A output with VID-based dynamic voltage scaling. Use Value: Delivers 100 ns transient response and ±1.0% DAC accuracy to meet Intel VRM 8.4 spec under rapid load changes. |
Use Scenario: Redundant core voltage rails in dual-processor workstation with current sharing. IC Role / Device Role / Timing Role: Master-slave configured buck controller supporting parallel power stages via current-sharing capability. Use Value: Enables N+1 redundancy and thermal derating across multiple CS5165AGDWR16G units without external current-sense amplifiers. |
| Laptop Docking Station PSU | Industrial Embedded x86 Module |
|
Use Scenario: High-efficiency 2.5 V/3.3 V core regulator in space-constrained docking station power brick. IC Role / Device Role / Timing Role: Buck controller driving discrete NFETs with programmable COFF and SS timing for flexible layout. Use Value: 1.0 MHz max switching frequency allows use of small 1.2 µH inductors and ceramic output capacitors, reducing board area by >30%. |
Use Scenario: Long-lifecycle power management for fanless industrial PC modules operating from −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Core voltage controller with robust OVP, hiccup-mode protection, and VCC monitoring for unattended operation. Use Value: ±1.0% DAC accuracy over full junction temperature range (0–150°C) ensures consistent performance without recalibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6522CRZ-T | 6-bit VID DAC (±0.5%), 300 kHz fixed-frequency PWM, no V² control; requires external slope compensation. | Targets later Pentium III/4 platforms; lacks adaptive voltage positioning and hiccup-mode protection. | Choose ISL6522CRZ-T only if fixed-frequency operation and tighter DAC tolerance outweigh need for ultrafast transient response. |
| RT8803GQW | Integrated dual-phase controller with on-die drivers; supports 3–5 V input, 0.6–1.8 V output; no VID interface. | Designed for modern low-voltage SoCs; lacks VID compatibility and discrete FET flexibility of CS5165AGDWR16G. | Choose RT8803GQW for compact, integrated solutions where VID programming and external FET selection are unnecessary. |
Compared with ISL6522CRZ-T and RT8803GQW, the CS5165AGDWR16G uniquely combines V² topology, VID-based programmability, and hiccup-mode fault handling - making it irreplaceable for legacy Pentium II systems requiring precise, robust, and field-upgradable core voltage control.
Availability
CS5165AGDWR16G is available at Aetrix Electronics and suitable for desktop motherboard design, multiprocessor server VRM development, and industrial x86 module power supply engineering requiring stable component supply and long-term obsolescence support.
Supply support for CS5165AGDWR16G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The CS5165AGDWR16G belongs to onsemi's CPU power controller product line, engineered specifically to meet Intel's Pentium II VRM specifications with emphasis on transient response, VID compatibility, and system-level fault resilience.
FAQ
What is the primary function of the CS5165AGDWR16G in a Pentium II power system?
The CS5165AGDWR16G serves as the synchronous buck controller that regulates core voltage for Pentium II processors. It interprets VID signals (VID0–VID4) to set output voltage, drives external high-side and low-side NFETs via GATE(H) and GATE(L), and maintains tight regulation using V² control. Its 100 ns transient response and ±1.0% DAC accuracy ensure compliance with Intel VRM 8.4 requirements. The CS5165AGDWR16G also provides adaptive voltage positioning and hiccup-mode protection to sustain reliable operation under dynamic loads.
How does the V² control architecture in the CS5165AGDWR16G improve transient response compared to voltage-mode controllers?
The CS5165AGDWR16G's V² control uses the output capacitor's ESR to generate a natural ramp signal proportional to inductor AC current - eliminating reliance on error amplifier bandwidth for transient correction. This allows the PWM comparator to react within 100 ns to load or line changes, independent of loop crossover frequency. In contrast, voltage-mode controllers require slower error amplifier settling, resulting in longer recovery times. The CS5165AGDWR16G thus achieves faster correction while maintaining DC accuracy and superior noise immunity, especially with remote sensing.
Can the CS5165AGDWR16G operate without VID inputs, and how is output voltage set in that mode?
Yes - if all five VID pins (VID0–VID4) are left open, the CS5165AGDWR16G enters adjust mode. In this mode, output voltage is set via external resistor divider feedback to the VFB pin, functioning like a traditional error amplifier-based controller. The internal 5-bit DAC is disabled, and regulation relies on COMP voltage tracking the VFB divider ratio. This provides design flexibility for non-VID applications or custom voltage targets outside the standard VID ranges (2.14–3.54 V or 1.34–2.09 V). The CS5165AGDWR16G retains all protection features including OVP and hiccup-mode fault handling in adjust mode.
What external components are required to configure soft-start and off-time on the CS5165AGDWR16G?
The CS5165AGDWR16G requires two external capacitors: a capacitor from SS (Pin 5) to LGND sets soft-start duration (1.6–5.0 ms typical) and hiccup-mode fault timing; a capacitor from COFF (Pin 7) to LGND sets normal off-time (1.0–2.3 µs) and extended off-time (5.0–12.0 µs). No resistors are needed for these functions - timing is fully capacitor-programmed. The CS5165AGDWR16G datasheet provides recommended values (e.g., 0.1 µF for SS, 330 pF for COFF) based on typical Pentium II applications, but values can be adjusted for specific startup behavior or fault-recovery profiles.
Does the CS5165AGDWR16G support overvoltage protection without additional components, and how does it work?
Yes - overvoltage protection (OVP) is intrinsic to the CS5165AGDWR16G's V² control architecture and requires no external components. When output voltage rises abnormally, the V² ramp increases instantly, causing the PWM comparator to terminate GATE(H) within 100 ns. Simultaneously, GATE(L) activates to sink current and "crowbar" the output, clamping voltage and protecting the processor. This action depends on proper board-level design of the low-side FET and PCB trace to handle crowbar current. The CS5165AGDWR16G's OVP is automatic, fast, and fully integrated - a key differentiator versus controllers needing external OVP comparators or voltage monitors.
CS5165AGDWR16G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel Pentium® II
- Voltage - Input:
- 8V ~ 14V
- Number of Outputs:
- 2
- Voltage - Output:
- 1.34V ~ 2.09V, 2.14V ~ 3.54V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CS5165AGDWR16G FAQ
1.How can I place an order for CS5165AGDWR16G through Aetrix?
Please submit a Request for Quotation (RFQ) for CS5165AGDWR16G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CS5165AGDWR16G reliable?
The price and inventory of CS5165AGDWR16G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CS5165AGDWR16G is usually 5 days.
3.What payment methods are accepted for CS5165AGDWR16G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CS5165AGDWR16G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CS5165AGDWR16G?
CS5165AGDWR16G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CS5165AGDWR16G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CS5165AGDWR16G?
For technical support, including CS5165AGDWR16G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CS5165AGDWR16G requirements.
6.How does Aetrix verify that CS5165AGDWR16G is sourced from the original manufacturer or authorized distributors?
All CS5165AGDWR16G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CS5165AGDWR16G meets industry standards.
7.What is the process for return or replacement of CS5165AGDWR16G?
All CS5165AGDWR16G units undergo pre-shipment inspection (PSI). If there is an issue with CS5165AGDWR16G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CS5165AGDWR16G part is unused and in its original packaging.
Return procedure for CS5165AGDWR16G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CS5165AGDWR16G Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
