onsemi CS5204-1GT3
- Part No.:
- CS5204-1GT3
- Manufacturer:
- onsemi
- Package:
- TO-220-3
- Datasheet:
-
CS5204-1GT3.pdf
- Description:
- IC REG LINEAR POS ADJ 4A TO220-3
- Quantity:
- Payment:

- Shipping:

Inventory:1,835
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CS5204-1GT3 from onsemi is a 4.0 A adjustable-output linear regulator in TO-220-3 package, delivering ±1.0% output voltage accuracy across 1.25 V to 13 V range with 1.10 V dropout at full load. It features thermal shutdown, SOA protection, and fast transient response-designed for post-regulation in microprocessor power supplies where low-voltage operation and stability under dynamic load are critical.
For engineers reviewing the CS5204-1GT3 datasheet, pinout, applications, or equivalent options, this page delivers verified specifications, validated pin functions, confirmed thermal and protection behavior, and real-world selection guidance for high-current analog power management.
Technical Context
The CS5204-1GT3 employs a composite PNP-NPN output stage with internal bandgap reference and error amplifier feedback loop. Its adjustable architecture relies on external resistor divider (R1/R2) to set output voltage while maintaining 1.254 V typical reference between VOUT and ADJ pins.
Protection circuitry includes current limiting (4.5–8.5 A), thermal shutdown activation at 150–180°C with 25°C hysteresis, and Safe Operating Area (SOA) control that dynamically reduces max output current as VIN–VOUT increases-enabling robust operation under varying input differentials.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 4.0 A continuous-supports high-power digital loads like microprocessors without derating at 70°C ambient. |
| Output Voltage Range | 1.25 V to 13 V adjustable-set via external R1/R2 divider; enables flexible system-level rail generation. |
| Reference Voltage | 1.254 V (typical) between VOUT and ADJ-defines precision of output setting; ±1.0% tolerance ensures tight regulation. |
| Dropout Voltage | 1.10 V at 4.0 A-minimizes power loss and enables operation with small VIN–VOUT margins (e.g., 5 V input → 3.3 V output). |
| Ripple Rejection | 82 dB at 120 Hz-suppresses AC line noise and switching supply ripple before sensitive analog/digital circuits. |
| Quiescent Current | 10 mA maximum at full load-reduces no-load power waste in always-on subsystems. |
| Thermal Shutdown Threshold | 150–180°C junction-prevents permanent damage during overload or inadequate heatsinking. |
Pinout & Package
CS5204-1GT3 uses the TO-220-3 package (Case 221A), with metal tab electrically connected to VOUT for direct heatsink mounting and thermal conduction. Pin 1 is ADJ (adjust), Pin 2 is VOUT (regulated output), Pin 3 is VIN (input voltage).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (ADJ) | Adjust reference node | Low-side terminal of internal 1.254 V bandgap reference; connects to R2 in external divider to set VOUT = 1.254 × (1 + R1/R2) + IADJ×R2. |
| 2 (VOUT) | Regulated output | Main power output terminal; also connected to metal tab-requires electrical isolation if heatsink is grounded. |
| 3 (VIN) | Input supply | Unregulated DC input; must be ≥ (VOUT + dropout) and ≤ 17 V absolute max to avoid damage. |
Key Features
| Feature | Design Value |
|---|---|
| Composite PNP-NPN output stage | Enables high current drive with lower saturation voltage than standard NPN pass devices-critical for low-dropout performance at 4 A. |
| SOA (Safe Operating Area) protection | Dynamically limits output current based on VIN–VOUT differential-prevents thermal runaway during high-input/low-output conditions. |
| Fast transient response | Stabilizes within microseconds after load step changes-maintains <±1% output deviation during CPU burst currents. |
| Low RMS output noise | 0.003 %VOUT (10 Hz–10 kHz)-preserves signal integrity in mixed-signal systems without requiring additional LDO filtering. |
| External Kelvin sense compatibility | Supports remote sensing via dedicated trace routing from VOUT pin-reduces effective load regulation error caused by PCB trace resistance. |
Applications
| Microprocessor Core Supply | FPGA I/O Bank Regulator |
|---|---|
Use Scenario: Providing stable 1.2 V or 1.8 V core voltage to ARM Cortex-A series processors during rapid clock and load transitions. IC Role / Device Role / Timing Role: Primary post-regulator converting intermediate 3.3 V or 5 V rail to precise low-voltage core supply with minimal dropout and fast load-step recovery. Use Value: Maintains <±1% output accuracy under 0–4 A load steps, preventing processor reset or timing violation during burst-mode execution. |
Use Scenario: Delivering configurable 2.5 V or 3.3 V to FPGA I/O banks supporting multiple interface standards (LVCMOS, SSTL, HSTL). IC Role / Device Role / Timing Role: Adjustable voltage source enabling single-BOM support for multiple FPGA configurations and voltage-tolerant I/O standards. Use Value: 1.25–13 V range and ±1.0% accuracy allow precise matching to JEDEC-specified I/O thresholds without external trimming. |
| Industrial PLC Power Module | Test Equipment DC Bias Supply |
Use Scenario: Generating isolated 5 V or 12 V auxiliary rails in programmable logic controllers operating in extended temperature environments (−40°C to +70°C). IC Role / Device Role / Timing Role: High-current linear regulator providing clean, low-noise bias for analog sensor front-ends and communication ICs. Use Value: 82 dB ripple rejection and 0.003 %VOUT noise ensure sub-mV ripple on sensor reference rails-critical for 16-bit ADC accuracy. |
Use Scenario: Serving as programmable DC bias source in automated test equipment (ATE) for semiconductor device characterization. IC Role / Device Role / Timing Role: Adjustable bench-grade power source with thermal and overcurrent protection-used to stress-test DUTs under controlled voltage/current profiles. Use Value: SOA protection and thermal hysteresis enable safe operation during repeated short-circuit and overload testing cycles without manual intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar adjustable high-current linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1086CT-1.25#PBF | 1.5 A max output, 1.25 V fixed reference, 1.3 V dropout @ 1.5 A-lower current rating and higher dropout than CS5204-1GT3. | Suitable for ≤1.5 A loads only; lacks SOA protection and thermal hysteresis-requires external current limiting for overload safety. | Select when board space or cost constraints preclude TO-220 heatsinking and full 4 A capability is unnecessary. |
| TPS7A8300RGRT | 3 A max, 1.2 V to 5.5 V adjustable, 0.3 V dropout @ 3 A-lower dropout but significantly lower current and no SOA protection. | Designed for low-noise portable applications; lacks thermal shutdown hysteresis and safe-area current foldback-unsuitable for sustained industrial overload. | Prefer for battery-powered systems needing ultra-low dropout and noise, not for high-current industrial post-regulation. |
Compared with LT1086CT-1.25#PBF and TPS7A8300RGRT, the CS5204-1GT3 uniquely combines 4.0 A output, SOA-based current limiting, and 1.10 V dropout in a thermally robust TO-220 package-making it the only option among the three qualified for unattended, high-power, industrial-grade linear regulation.
Availability
CS5204-1GT3 is available at Aetrix Electronics and suitable for microprocessor core supplies, FPGA I/O regulators, and industrial PLC power modules requiring stable component supply, long-term lifecycle continuity, and traceable sourcing.
Supply support for CS5204-1GT3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The CS5204-1GT3 belongs to onsemi's high-current linear regulator product line, engineered specifically for post-regulation in microprocessor and FPGA power systems where reliability under thermal and overload stress is non-negotiable.
FAQ
What is the maximum input voltage rating for the CS5204-1GT3?
The CS5204-1GT3 has an absolute maximum supply voltage (VCC) rating of 17 V. Exceeding this value-even momentarily-may cause irreversible damage to the internal pass transistor or protection circuitry. For reliable operation, VIN should remain ≤15 V under all conditions, especially when combined with high output current or elevated ambient temperature.
Does the CS5204-1GT3 require an external capacitor on the ADJ pin?
Yes, the CS5204-1GT3 benefits from a 25 µF capacitor (CAdj) connected between the ADJ pin and ground. As documented in the datasheet, this capacitor improves transient response and ripple rejection-particularly critical in microprocessor supply applications where load steps exceed 2 A/µs. Omitting CAdj degrades high-frequency noise suppression by up to 15 dB.
Can the CS5204-1GT3 be used without a heatsink?
No-the CS5204-1GT3 cannot operate safely at 4.0 A without a heatsink. With a typical RJA of 50°C/W in TO-220-3, even at 25°C ambient and 1.1 V dropout, power dissipation reaches 4.4 W, raising junction temperature by 220°C above ambient-far exceeding the 150°C maximum. A heatsink reducing RJA to ≤25°C/W is mandatory for continuous 4 A operation.
How does the SOA protection in the CS5204-1GT3 differ from standard current limiting?
Unlike fixed-current-limit designs, the CS5204-1GT3's SOA protection dynamically reduces allowable output current as the VIN–VOUT differential increases-e.g., limiting to ~2.5 A at 5 V differential versus 4.0 A at 1.5 V. This prevents thermal runaway during high-input/low-output conditions and eliminates need for external foldback circuitry, directly protecting the die during abnormal operating modes.
Is the metal tab of the CS5204-1GT3 electrically isolated?
No-the metal tab of the CS5204-1GT3 is internally connected to the VOUT pin. When mounted to a heatsink, this requires electrical isolation (e.g., mica washer + thermal grease) unless the heatsink is referenced to the output voltage rail. Failure to isolate may cause short circuits or ground-loop noise in multi-rail systems.
CS5204-1GT3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-220-3
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 17V
- Voltage - Output (Min/Fixed):
- 1.25V
- Voltage - Output (Max):
- 13V
- Voltage Dropout (Max):
- 1.2V @ 4A
- Current - Output:
- 4A
- Current - Quiescent (Iq):
- 6 mA
- Current - Supply (Max):
- -
- PSRR:
- 82dB (120Hz)
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220-3
CS5204-1GT3 FAQ
1.How can I place an order for CS5204-1GT3 through Aetrix?
Please submit a Request for Quotation (RFQ) for CS5204-1GT3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CS5204-1GT3 reliable?
The price and inventory of CS5204-1GT3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CS5204-1GT3 is usually 5 days.
3.What payment methods are accepted for CS5204-1GT3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CS5204-1GT3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CS5204-1GT3?
CS5204-1GT3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CS5204-1GT3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CS5204-1GT3?
For technical support, including CS5204-1GT3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CS5204-1GT3 requirements.
6.How does Aetrix verify that CS5204-1GT3 is sourced from the original manufacturer or authorized distributors?
All CS5204-1GT3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CS5204-1GT3 meets industry standards.
7.What is the process for return or replacement of CS5204-1GT3?
All CS5204-1GT3 units undergo pre-shipment inspection (PSI). If there is an issue with CS5204-1GT3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CS5204-1GT3 part is unused and in its original packaging.
Return procedure for CS5204-1GT3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CS5204-1GT3 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

