onsemi CS5205-1GDP3
- Part No.:
- CS5205-1GDP3
- Manufacturer:
- onsemi
- Package:
- TO-263-4, D2PAK (3 Leads + Tab), TO-263AA
- Datasheet:
-
CS5205-1GDP3.pdf
- Description:
- IC REG LINEAR ADJ LDO REGULATOR
- Quantity:
- Payment:

- Shipping:

Inventory:450
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CS5205-1GDP3 from onsemi is an adjustable-output linear regulator delivering 5.0 A with ±1.0% output voltage accuracy, 1.2 V dropout at full load, and integrated thermal shutdown, overcurrent, and safe operating area (SOA) protection. It operates from 1.25 V to 13 V output range using two external resistors and targets post-regulation and microprocessor supply applications requiring low-voltage operation and fast transient response.
For engineers reviewing the CS5205-1GDP3 datasheet, pinout, applications, or equivalent options, key selection criteria include dropout voltage at 5 A, reference voltage stability over temperature, quiescent current under full load, SOA protection behavior under high VIN–VOUT differentials, and D2PAK-3 thermal performance in high-power PCB layouts.
Technical Context
The CS5205-1GDP3 uses a composite PNP-NPN output stage enabling low dropout and high current capability while maintaining loop stability with ≥22 µF tantalum output capacitance. Its error amplifier maintains a precise 1.254 V (typ) reference between VOUT and ADJ pins, with adjust pin current ≤100 µA contributing measurable error in precision resistor-divider designs.
Protection circuitry dynamically reduces available output current as VIN–VOUT increases-enforcing SOA limits-and triggers thermal shutdown at 150°C with 25°C hysteresis. The device requires Kelvin-sense connection at the output pin for specified load regulation and is optimized for use with external capacitors that provide controlled ESR to ensure stability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 5.0 A continuous - supports high-current microprocessor core rails and FPGA I/O banks. |
| Reference Voltage | 1.254 V (typ), ±1% - sets base accuracy for adjustable output; enables 1.25–13 V range via R1/R2 divider. |
| Dropout Voltage | 1.2 V @ 5.0 A - allows operation with minimal VIN–VOUT margin, critical for low-voltage systems. |
| Quiescent Current | 10 mA max @ full load - minimizes no-load power loss in always-on subsystems. |
| Ripple Rejection | 82 dB @ 120 Hz - suppresses input ripple from upstream switching supplies feeding sensitive analog/digital loads. |
| Thermal Shutdown | 150°C activation, 25°C hysteresis - prevents permanent damage during sustained overload or inadequate heatsinking. |
| SOA Protection | Current limit decreases with rising VIN–VOUT - enforces safe power dissipation envelope without external circuitry. |
Pinout & Package
D2PAK-3 surface-mount package (Case 418AB) with exposed tab electrically connected to VOUT for enhanced thermal conduction. Requires thermal pad soldering and isolation if VOUT is not chassis-ground referenced.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Adj) | Adjust reference node | Sinks ≤100 µA; forms precision voltage divider with R1/R2 to set VOUT = 1.25 V × (1 + R1/R2) + IAdj×R2. |
| 2 (VOUT) | Regulated output | Tab-connected output terminal; must be thermally coupled to PCB copper pour or heatsink. |
| 3 (VIN) | Unregulated input | Accepts up to 17 V input; requires ≥10 µF input capacitor near pin for stability and surge suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Composite PNP-NPN output stage | Enables 5.0 A output with 1.2 V dropout while maintaining loop stability across temperature and load. |
| SOA protection with dynamic current limiting | Automatically scales maximum output current downward as VIN–VOUT rises-prevents destructive power dissipation without external sensing. |
| Low-noise reference architecture | 0.003% VOUT RMS noise (10 Hz–10 kHz) and 0.5% temperature stability-supports noise-sensitive analog subsystems. |
| Integrated thermal shutdown with hysteresis | 150°C trip point + 25°C hysteresis ensures reliable recovery after fault clearance and avoids thermal cycling. |
| High PSRR at line frequency | 82 dB rejection at 120 Hz enables clean DC output even when fed from unregulated transformer-rectifier supplies. |
Applications
| Microprocessor Core Supply | FPGA I/O Bank Regulation |
|---|---|
Use Scenario: Providing stable 1.2 V–1.8 V rail to ARM Cortex-A series processors under dynamic load steps up to 4 A/µs. IC Role / Device Role / Timing Role: Primary post-regulator converting intermediate 3.3 V or 5 V supply to precise, low-noise core voltage. Use Value: Fast transient response and SOA protection maintain voltage within ±3% during CPU burst loads without external supervision. |
Use Scenario: Delivering 3.3 V or 2.5 V to Xilinx Artix-7 FPGA I/O banks with simultaneous switching noise (SSN) constraints. IC Role / Device Role / Timing Role: Low-ESR-capacitor-compatible linear regulator ensuring clean, ripple-free I/O voltage for signal integrity. Use Value: 82 dB ripple rejection and 0.003% RMS noise prevent timing jitter in high-speed LVDS and MIPI interfaces. |
| Industrial PLC Power Module | Test Equipment Reference Supply |
Use Scenario: Generating 5.0 V or 12 V auxiliary rail in DIN-rail mounted programmable logic controllers operating continuously at 60°C ambient. IC Role / Device Role / Timing Role: High-reliability, thermally robust linear regulator replacing aging discrete solutions in safety-critical control modules. Use Value: Thermal shutdown with 25°C hysteresis and SOA protection enable fail-safe operation without derating in enclosed enclosures. |
Use Scenario: Serving as ultra-stable 10.000 V reference source in portable multimeters and calibration tools using precision resistor networks. IC Role / Device Role / Timing Role: Adjustable-output regulator configured with 0.01% metal-film resistors to generate metrology-grade references. Use Value: ±1.0% initial accuracy and 0.5% temperature stability over −40°C to +70°C meet Class 0.1 instrument requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar adjustable high-current linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1084CT-1.2#PBF | Pin-compatible but higher 1.3 V dropout at 5 A; 10 mA quiescent current; no SOA protection. | Lacks dynamic current limiting-requires external foldback or current-limit circuitry for high VIN–VOUT operation. | Select when legacy LT1084 footprint reuse is mandatory and SOA protection is handled externally. |
| TL783CKTTR | Adjustable 750 mA device; 1.25 V reference; 120 V max input; no thermal shutdown or SOA. | Not suitable for >1 A loads; lacks integrated protection-requires discrete thermal cutoff and current sense. | Consider only for low-current, high-input-voltage niche applications where CS5205-1GDP3's 5 A capability is unnecessary. |
Compared with LT1084CT-1.2#PBF and TL783CKTTR, the CS5205-1GDP3 delivers 5× higher output current, integrated SOA enforcement, and lower dropout in the same D2PAK-3 footprint-making it the sole option for thermally constrained, high-current adjustable regulation without external protection circuitry.
Availability
CS5205-1GDP3 is available at Aetrix Electronics and suitable for microprocessor core supplies, FPGA I/O regulation, industrial PLC power modules, and test equipment reference supplies requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for CS5205-1GDP3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The CS5205-1GDP3 belongs to onsemi's high-current linear regulator product line, engineered specifically for post-regulation of switching supplies in compute, automation, and instrumentation systems where low dropout, fast transient response, and robust fault protection are mandatory.
FAQ
What is the minimum recommended output capacitor for stable operation of the CS5205-1GDP3?
The CS5205-1GDP3 requires a minimum 22 µF tantalum output capacitor for guaranteed stability across all operating conditions. Aluminum electrolytic capacitors may be used but exhibit larger ESR variation at low temperatures; ceramic capacitors are not recommended due to near-zero ESR causing potential oscillation. For improved transient response in microprocessor applications, parallel combinations of tantalum and low-ESR ceramic capacitors are advised-always placed as close as possible to the VOUT and GND pins of the CS5205-1GDP3.
Does the CS5205-1GDP3 support remote voltage sensing?
No, the CS5205-1GDP3 is a three-terminal adjustable regulator without dedicated sense pins. Load regulation is limited by PCB trace resistance between the device's VOUT pin and the load. To minimize voltage drop, connect the R1 resistor of the feedback divider directly to the VOUT pin-not the load-and place the CS5205-1GDP3 as close as possible to the load. For applications demanding <0.1% load regulation, external four-wire sensing with an op-amp error amplifier is required, as the CS5205-1GDP3 itself does not support Kelvin sensing.
What thermal interface materials are recommended for the CS5205-1GDP3 D2PAK-3 package?
Thermal compound must be used between the CS5205-1GDP3's exposed VOUT tab and the heatsink or PCB copper pour. Use non-conductive thermal pads (e.g., Bergquist Sil-Pad 1000) if electrical isolation is required, or conductive thermal grease (e.g., Wakefield-Vette Wake-Gel 300) when the heatsink is tied to the output rail. Avoid air gaps: apply uniform pressure during assembly and verify thermal resistance junction-to-ambient (RJA) remains ≤50°C/W per datasheet specifications. Do not rely solely on solder paste adhesion-the CS5205-1GDP3 demands intentional thermal interface design.
How does the SOA protection in the CS5205-1GDP3 affect output current under high input-output differential?
The CS5205-1GDP3's SOA protection reduces maximum allowable output current as VIN–VOUT increases-e.g., at 8 V differential, current may be limited to ~3.5 A instead of 5.0 A-to prevent exceeding safe power dissipation limits. This behavior is inherent and automatic; no external components are needed. Designers must consult the SOA curve in Figure 3 of the datasheet and size heatsinks accordingly. Unlike simple current limiting, SOA protection preserves regulation until the thermal or current threshold is reached, making the CS5205-1GDP3 more robust than fixed-limited alternatives in variable-input applications.
Can the CS5205-1GDP3 be used without an input capacitor?
No, the CS5205-1GDP3 requires a minimum 10 µF input capacitor placed within 10 mm of the VIN and GND pins. Without it, the device exhibits instability, increased ripple susceptibility, and risk of oscillation during load transients. Tantalum or aluminum electrolytic capacitors are preferred; ceramic capacitors alone are insufficient due to low ESR. The input capacitor also absorbs surge currents from upstream sources and prevents voltage droop during sudden load steps. Omitting this capacitor violates the test conditions under which all CS5205-1GDP3 specifications-including dropout voltage and ripple rejection-are guaranteed.
CS5205-1GDP3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-263-4, D2PAK (3 Leads + Tab), TO-263AA
- Packaging:
- Bulk
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 17V
- Voltage - Output (Min/Fixed):
- 1.25V
- Voltage - Output (Max):
- 13V
- Voltage Dropout (Max):
- 1.3V @ 5A
- Current - Output:
- 5A
- Current - Quiescent (Iq):
- 6 mA
- Current - Supply (Max):
- -
- PSRR:
- 82dB (120Hz)
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK-3
CS5205-1GDP3 FAQ
1.How can I place an order for CS5205-1GDP3 through Aetrix?
Please submit a Request for Quotation (RFQ) for CS5205-1GDP3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CS5205-1GDP3 reliable?
The price and inventory of CS5205-1GDP3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CS5205-1GDP3 is usually 5 days.
3.What payment methods are accepted for CS5205-1GDP3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CS5205-1GDP3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CS5205-1GDP3?
CS5205-1GDP3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CS5205-1GDP3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CS5205-1GDP3?
For technical support, including CS5205-1GDP3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CS5205-1GDP3 requirements.
6.How does Aetrix verify that CS5205-1GDP3 is sourced from the original manufacturer or authorized distributors?
All CS5205-1GDP3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CS5205-1GDP3 meets industry standards.
7.What is the process for return or replacement of CS5205-1GDP3?
All CS5205-1GDP3 units undergo pre-shipment inspection (PSI). If there is an issue with CS5205-1GDP3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CS5205-1GDP3 part is unused and in its original packaging.
Return procedure for CS5205-1GDP3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CS5205-1GDP3 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

