onsemi CS5233-3GDPR5
- Part No.:
- CS5233-3GDPR5
- Manufacturer:
- onsemi
- Package:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Datasheet:
-
CS5233-3GDPR5.pdf
- Description:
- IC REG LINEAR 3.3V 1.5A D2PAK-5
- Quantity:
- Payment:

- Shipping:

Inventory:2,932
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CS5233-3GDPR5 from onsemi is a dual-input 3.3 V linear regulator with auxiliary PFET drive control, designed for glitch-free power switching among VIN (5 V main), VSB (5 V standby), and 3.3 VAUX sources. It delivers up to 1.5 A from VIN in D2PAK-5 package with ±2% output accuracy, integrated current limiting, thermal shutdown with 25°C hysteresis, and reverse current protection (<1 mA). It targets PCI NIC ASIC power delivery meeting Intel's "Instantly Available" ACPI requirements.
For engineers reviewing the CS5233-3GDPR5 datasheet, pinout, applications, or equivalent options, key selection criteria include input source arbitration logic, AuxDrv timing response (1–10 µs turn-on), dropout behavior under 500 mA/1.5 A loads, and thermal resistance (RJA = 10–50°C/W) for heatsink design in desktop and PCMCIA systems.
Technical Context
The CS5233-3GDPR5 implements a composite NPN-PNP pass transistor architecture enabling low-dropout operation while maintaining stability with ≥10 µF/ESR <1.0 Ω output capacitance. Its dual-input comparator circuitry monitors VIN and VSB with 100 mV hysteresis and precise thresholds (4.25–4.65 V turn-on/off), ensuring reliable source handoff without output glitches.
AuxDrv operates as an open-drain-like control output pulled high via internal 5–25 kΩ resistor when either VIN or VSB exceeds 4.4 V; it sinks up to 50 mA and drives external PFET gate to connect 3.3 VAUX during input loss. The IC integrates bandgap reference, error amplifier, thermal shutdown sensor near the pass device, and current limit sensing per input path.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 3.3 V ±2% (3.234–3.366 V), fixed, guaranteed across 0–70°C ambient and 10 mA–1.5 A load. |
| Max Output Current | 1.5 A from VIN (D2PAK-5 only); 500 mA from VSB (both packages); defines PCB copper and heatsink sizing. |
| Input Voltage Range | VIN/VSB: 4.75–6.0 V; supports standard 5 V rail tolerances and ensures compatibility with ATX/PCI power domains. |
| AuxDrv Threshold | 4.25–4.65 V turn-off/on with 75–125 mV hysteresis; prevents oscillation during slow-ramping 5 V supplies. |
| Thermal Shutdown | Activates at 150–210°C junction temperature with 25°C hysteresis; disables output until safe recovery, protecting against sustained overload. |
| Reverse Current | ≤1.0 mA from VOUT to VIN/GND when input < output; prevents backfeed into upstream rails and preserves system-level power sequencing. |
| Ground Current | 2.0–20 mA (10 mA–1.5 A load); directly impacts total system quiescent power in always-on standby states. |
Pinout & Package
CS5233-3GDPR5 is housed in a D2PAK-5 (TO-263) thermally enhanced surface-mount package with exposed tab (pin 3) serving as GND and primary heat path. The 5-lead configuration supports high-current operation and simplified thermal layout on 2+ oz copper PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VSB | Standby 5 V input supply | Monitored by dedicated UVLO comparator; enables 500 mA regulation when VIN absent and VSB >4.4 V. |
| 2 - VIN | Main 5 V input supply | Primary high-current path; enables 1.5 A output and controls AuxDrv pull-up when active. |
| 3 - GND | Ground and substrate connection | Common reference for all circuits; tab is electrically connected and must be soldered to large copper pour for thermal management. |
| 4 - VOUT | Regulated 3.3 V output | Delivers power to ASIC or logic; requires ≥10 µF/ESR <1.0 Ω capacitor placed adjacent to pin for stability. |
| 5 - AuxDrv | Auxiliary PFET gate driver | Open-drain-like output; goes low when both VIN/VSB <4.4 V to turn on external PFET and connect 3.3 VAUX. |
Key Features
| Feature | Design Value |
|---|---|
| Glitch-free 3-source arbitration | Hardware-controlled seamless transition between VIN, VSB, and 3.3 VAUX avoids brownouts during sleep/wake cycles in ACPI-compliant systems. |
| Composite PNP-NPN pass transistor | Enables lower dropout than pure PNP designs while reducing quiescent current-critical for 1.5 A operation with minimal headroom. |
| Internally fused SOIC-8 leads | Not applicable to CS5233-3GDPR5 (D2PAK-5 package); this feature applies only to SOIC-8 variants (e.g., CS5233-3GDF8). |
| ESD protection | 2.0 kV HBM rating ensures robustness during board assembly and handling without requiring external protection diodes. |
| Reverse current limit | ≤1.0 mA leakage from VOUT to VIN/GND eliminates need for external blocking diodes in multi-rail systems. |
Applications
| PCI Network Interface Card (NIC) | Desktop Computer Power Management |
|---|---|
Use Scenario: Providing always-on 3.3 V power to NIC ASIC during S3/S4 sleep states while main 5 V rail is off. IC Role / Device Role / Timing Role: Dual-input linear regulator with auxiliary PFET control ensures uninterrupted power from VSB or 3.3 VAUX without voltage glitches during state transitions. Use Value: Meets Intel's "Instantly Available" requirement by maintaining ASIC bias within 100 µs of wake signal, eliminating boot delay. | Use Scenario: Supplying 3.3 V to chipset or SMBus controller from either main ATX +5 V or standby +5 VSB rail. IC Role / Device Role / Timing Role: Source-selective LDO with hysteresis-based comparators manages power domain handoff during soft power-off and resume. Use Value: Eliminates need for discrete OR-ing diodes or complex sequencing ICs-reducing BOM count and layout area by 30%. |
| PCMCIA Interface Card | Multi-Rail Industrial Controller |
Use Scenario: Delivering regulated 3.3 V to PCMCIA socket logic during hot-plug events where main 5 V may be unstable. IC Role / Device Role / Timing Role: Linear regulator with fast AuxDrv response (≤10 µs) enables immediate switchover to 3.3 VAUX if VIN sags below threshold. Use Value: Prevents card reset or data corruption during transient input dips-verified with 1.5 A step-load testing per Figure 7. | Use Scenario: Powering FPGA I/O banks requiring stable 3.3 V from redundant 5 V inputs in programmable logic controllers. IC Role / Device Role / Timing Role: Fault-tolerant regulator with thermal shutdown and current limit protects against short-circuited downstream loads. Use Value: Enables field-replaceable module design with no external thermal monitoring-reducing system validation effort by 40%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-input linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CS5231-3GDP5 | Same pinout and AuxDrv function but rated for 1.0 A max (D2PAK-5); lacks VSB-only 500 mA mode. | Suitable for lower-current NICs where standby load <500 mA; not compliant with full "Instantly Available" spec under VSB-only operation. | Select CS5231-3GDP5 only if peak load ≤1.0 A and VSB sourcing capability is not required. |
| TPS7A4700RGWR | Single-input, ultra-low-noise 3.3 V LDO (1 A), no auxiliary drive or multi-source arbitration logic. | Requires external PFET control circuitry and discrete comparators to replicate CS5233-3GDPR5's glitch-free handoff. | Choose TPS7A4700RGWR only when noise-sensitive analog circuitry dominates and source arbitration is handled externally. |
Compared with CS5233-3GDPR5, CS5231-3GDP5 reduces maximum current and removes VSB-only support, while TPS7A4700RGWR shifts system complexity to external components-making CS5233-3GDPR5 the only single-chip solution for ACPI-compliant dual-source 3.3 V regulation with auxiliary backup.
Availability
CS5233-3GDPR5 is available at Aetrix Electronics and suitable for PCI NICs, desktop motherboard power domains, and PCMCIA interface cards requiring stable component supply, long-term lifecycle support, and production-ready thermal performance.
Supply support for CS5233-3GDPR5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, high-performance silicon solutions for automotive, industrial, cloud, and IoT applications.
The CS5233-3GDPR5 belongs to onsemi's power management linear regulator family, engineered specifically for ACPI-compliant computing platforms requiring seamless multi-rail power arbitration and auxiliary backup without external control logic.
FAQ
What is the maximum continuous output current for CS5233-3GDPR5 when powered from VIN?
The CS5233-3GDPR5 delivers up to 1.5 A continuously from VIN when mounted in its D2PAK-5 package with adequate PCB copper and thermal relief. This rating assumes VIN ≥4.75 V, ambient temperature ≤70°C, and proper heatsinking per RJA = 10–50°C/W. Exceeding 1.5 A triggers current limit, pulling VOUT out of regulation.
Does CS5233-3GDPR5 support operation from VSB only, and what is its output capability in that mode?
Yes, CS5233-3GDPR5 supports standalone VSB operation, delivering up to 500 mA at 3.3 V ±2%. This mode activates when VIN is absent or below 4.25 V and VSB exceeds 4.35 V. Both D2PAK-5 and SOIC-8 packages share this 500 mA VSB-only rating, as specified in Electrical Characteristics Table footnote 3.
How does the AuxDrv pin behave during input source transitions, and what is its timing specification?
The AuxDrv pin pulls high (≥3.75 V) when VIN or VSB exceeds 4.65 V and goes low (<0.4 V) when both fall below 4.4 V. Its turn-on response time is 1.0–10 µs; turn-off is 20–40 µs. A built-in 20 µs delay prevents chatter during simultaneous regulator enable/PFET disable transitions, as documented in Applications Information.
Can CS5233-3GDPR5 be used without an external PFET, and what functionality remains active?
Yes, CS5233-3GDPR5 functions fully as a dual-input 3.3 V LDO without the external PFET. The AuxDrv pin remains unconnected or pulled high externally, and regulation continues from VIN or VSB. The auxiliary backup feature is simply inactive-no damage or fault occurs. All protections (current limit, thermal shutdown, reverse current) remain fully operational.
What are the minimum output capacitor requirements for stable operation of CS5233-3GDPR5?
CS5233-3GDPR5 requires a minimum 10 µF output capacitor with ESR <1.0 Ω for guaranteed loop stability across all operating conditions. Tantalum or low-ESR polymer capacitors are recommended. Placement must be adjacent to VOUT and GND pins; remote placement or undersized capacitance risks oscillation or poor transient response, as shown in Figure 7.
CS5233-3GDPR5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- 1.5A
- Current - Quiescent (Iq):
- 3 mA
- Current - Supply (Max):
- 20 mA
- PSRR:
- -
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature, Transient Voltage
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK-5
CS5233-3GDPR5 FAQ
1.How can I place an order for CS5233-3GDPR5 through Aetrix?
Please submit a Request for Quotation (RFQ) for CS5233-3GDPR5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CS5233-3GDPR5 reliable?
The price and inventory of CS5233-3GDPR5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CS5233-3GDPR5 is usually 5 days.
3.What payment methods are accepted for CS5233-3GDPR5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CS5233-3GDPR5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CS5233-3GDPR5?
CS5233-3GDPR5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CS5233-3GDPR5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CS5233-3GDPR5?
For technical support, including CS5233-3GDPR5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CS5233-3GDPR5 requirements.
6.How does Aetrix verify that CS5233-3GDPR5 is sourced from the original manufacturer or authorized distributors?
All CS5233-3GDPR5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CS5233-3GDPR5 meets industry standards.
7.What is the process for return or replacement of CS5233-3GDPR5?
All CS5233-3GDPR5 units undergo pre-shipment inspection (PSI). If there is an issue with CS5233-3GDPR5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CS5233-3GDPR5 part is unused and in its original packaging.
Return procedure for CS5233-3GDPR5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CS5233-3GDPR5 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

