Texas Instruments CSD86336Q3D
- Part No.:
- CSD86336Q3D
- Manufacturer:
- Texas Instruments
- Package:
- 8-PowerTDFN
- Datasheet:
-
CSD86336Q3D.pdf
- Description:
- MOSFET 2N-CH 25V 20A 8VSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,129
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CSD86336Q3D from Texas Instruments is a synchronous buck NexFET™ power block integrating optimized control and sync MOSFETs in a single 3.3-mm × 3.3-mm SON package. It delivers 93.0% system efficiency at 12 A, supports up to 20-A operation, and is engineered for 5-V gate drive with effective AC on-impedance of 9.1 mΩ (HS) and 3.4 mΩ (LS) at 20 A/500 kHz - enabling high-density POL DC-DC conversion in CPU/GPU VRM applications.
For engineers reviewing the CSD86336Q3D datasheet, CSD86336Q3D pinout, CSD86336Q3D application, or CSD86336Q3D equivalent, key selection criteria include measured ZDS(on) under real switching conditions, thermal resistance (RθJC = 3.2°C/W to PGND), SOA compliance at 125°C junction, and compatibility with 5-V PWM controllers in multiphase buck topologies.
Technical Context
The CSD86336Q3D implements a half-bridge power block architecture with parametrically tuned N-channel control and sync FETs sharing ultra-low-inductance internal interconnects. Its patented packaging eliminates common-source inductance (CSI), directly reducing Qgd-related switching losses and enabling stable operation up to 1.5 MHz.
It operates with 4.5–8 V gate drive, requires external bootstrap capacitor (CBOOT = 0.1 µF min), and relies on an external PWM controller for phase control. Thermal performance is defined by dual RθJC paths: 17°C/W (top) and 3.2°C/W (PGND pin), with RθJA ranging 55–105°C/W depending on PCB copper area.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology | Synchronous buck half-bridge power block - integrates both HS and LS FETs with shared source node and optimized gate drive loop. |
| Max Output Current | 20 A continuous - validated at TJ = 125°C with 1-in² 2-oz Cu pad; derating required beyond this thermal limit. |
| ZDS(on) HS / LS | 9.1 mΩ / 3.4 mΩ - effective AC on-impedance measured at VIN = 12 V, VGS = 5 V, IOUT = 20 A, fSW = 500 kHz - reflects true in-circuit conduction loss. |
| Efficiency | 93.0% at 12 A - measured under VIN = 12 V, VOUT = 1.3 V, fSW = 500 kHz, LOUT = 950 nH, TA = 25°C - enables high-efficiency point-of-load regulation. |
| Package | SON 3.3 mm × 3.3 mm - ultra-dense plastic package with exposed PGND thermal pad; compatible with standard reflow profiles. |
| Thermal Resistance | RθJC = 3.2°C/W (to PGND pin) - enables direct thermal coupling to PCB ground plane for high-power dissipation. |
| Switching Frequency | Up to 1500 kHz - supported with proper gate drive strength and layout; higher frequencies increase switching loss but reduce output filter size. |
Pinout & Package
Package: SON 3.3-mm × 3.3-mm plastic package with exposed thermal pad (PGND) on bottom surface. Pin 9 is PGND and serves as primary thermal and electrical reference.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 1, 7, 8) | High-side drain input | Three parallel VIN terminals minimize trace inductance and distribute high-current input path across package edges. |
| VSW (Pins 2, 3, 4) | Switch node | Three dedicated VSW pins connect internal HS drain and LS source - critical for low-parasitic switching node routing. |
| PGND (Pin 9) | Power ground / thermal pad | Exposed bottom pad tied to internal source of LS FET; must be soldered to large PCB ground plane for thermal and EMI performance. |
| TG / TGR | High-side gate terminals | TG = gate drive input; TGR = gate return - separated to enable Kelvin sensing and reduce gate loop inductance. |
| BG | Low-side gate terminal | Single gate input for sync FET; referenced to PGND - requires external driver with sufficient peak current capability. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low common-source inductance | Patented internal interconnect eliminates CSI - reduces voltage overshoot, improves dV/dt immunity, and enables faster switching without oscillation. |
| Optimized for 5-V gate drive | Parametric tuning of Q1/Q2 threshold and transconductance ensures full enhancement and minimal Miller plateau at 5 V - simplifies controller selection. |
| High-frequency capability | Validated up to 1.5 MHz - enabled by low Qgd (0.6 nC HS / 1.2 nC LS), low Crss (14.1–33 pF), and minimized package loop inductance. |
| RoHS/halogen-free construction | Meets IPC/JEDEC J-STD-020 moisture sensitivity level 2a - suitable for lead-free assembly without popcorn risk. |
| System-level SOA curves | SOA boundaries provided as function of board temperature and load current - enables direct thermal design validation without device-level modeling. |
Applications
| Server VRM | GPU Power Delivery |
|---|---|
Use Scenario: High-current, low-voltage CPU core rail (e.g., 1.3 V @ 15–20 A) in dual-phase or interleaved multiphase buck converter. IC Role / Device Role / Timing Role: Integrated half-bridge power stage delivering regulated output under dynamic load transients controlled by IMVP-compliant PWM controller. Use Value: 93.0% efficiency at 12 A reduces heat density by >30% vs discrete MOSFET solutions with comparable RDS(on), easing thermal management in dense server boards. | Use Scenario: Point-of-load regulator for GPU memory or compute cores requiring fast transient response and high ripple current handling. IC Role / Device Role / Timing Role: Synchronous buck power block operating at 750–1000 kHz to shrink output inductor size while maintaining <10 mV ripple under 10 A/µs load steps. Use Value: Ultra-low ZDS(on) and minimized CSI enable stable 1.5 MHz operation with <5% efficiency penalty vs 500 kHz - shrinking total solution size by 40%. |
| AI Accelerator POL | Industrial FPGA Core Rail |
Use Scenario: Core voltage supply for AI inference accelerators with burst-mode workloads demanding >15 A peak current and tight voltage regulation. IC Role / Device Role / Timing Role: High-current power block paired with digital multiphase controller to deliver adaptive voltage scaling (AVS) with sub-100 ns response time. Use Value: Measured power loss of 1.8 W at 15 A allows operation within 125°C junction limit using only 1-in² 2-oz Cu - eliminating need for forced air cooling. | Use Scenario: Reliable 1.2 V core rail for Xilinx/Intel FPGAs in industrial control systems requiring extended temperature operation and long-term supply continuity. IC Role / Device Role / Timing Role: Robust power stage supporting 125°C max junction temperature and qualified per JEDEC JESD47 reliability standards. Use Value: RθJC = 3.2°C/W to PGND enables stable operation at full 20 A load in -40°C to +85°C ambient with passive heatsinking - meeting industrial lifecycle requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck power block applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CSD86350Q5D | Same 3.3×3.3-mm SON package; higher current rating (30 A); ZDS(on) = 5.2 mΩ / 2.1 mΩ at 25 A/500 kHz. | Targeted for higher-power VRMs (e.g., server CPUs >200 W); requires stronger gate drive and larger thermal pad area. | Select when >20 A peak current or lower conduction loss is required; verify controller gate drive capability supports 7.4 nC LS Qg. |
| MP2960GQ | Monolithic 20-A buck converter IC (integrated controller + power stage); 4×4-mm QFN; no external PWM needed. | Reduces BOM count but sacrifices multiphase scalability and AVS flexibility; fixed 500 kHz fSW. | Select for space-constrained designs where controller integration outweighs programmability trade-offs; not suitable for multiphase or high-fSW applications. |
Compared with CSD86336Q3D, CSD86350Q5D offers lower ZDS(on) and higher current headroom at the cost of increased gate charge and thermal demand, while MP2960GQ trades external control flexibility for integration simplicity - making CSD86336Q3D optimal for scalable, high-frequency, controller-based POL designs.
Availability
CSD86336Q3D is available at Aetrix Electronics and suitable for server VRM, GPU power delivery, AI accelerator POL, and industrial FPGA core rail applications requiring stable component supply, long-lifecycle support, and verified thermal performance up to 125°C junction temperature.
Supply support for CSD86336Q3D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies with over 50 years of power conversion innovation.
The CSD86336Q3D belongs to TI's NexFET™ power block product line, designed specifically to replace discrete MOSFET pairs in high-frequency, high-current synchronous buck converters - prioritizing system-level efficiency, thermal density, and layout simplicity over standalone device metrics.
FAQ
What is the maximum recommended switching frequency for CSD86336Q3D?
The CSD86336Q3D is rated for operation up to 1500 kHz under recommended conditions (VGS = 4.5–8 V, adequate gate drive strength, and proper layout). At 1500 kHz, normalized power loss increases ~1.4× versus 500 kHz, so thermal design must account for higher dissipation. The CSD86336Q3D data sheet provides normalized curves to adjust SOA and loss for any fSW between 150–1500 kHz.
Does CSD86336Q3D require an external bootstrap capacitor, and what value is recommended?
Yes, CSD86336Q3D requires an external bootstrap capacitor connected between BOOT and PGND. Texas Instruments specifies a minimum value of 0.1 µF (e.g., 0603 ceramic) placed as close as possible to the BOOT and PGND pins. This capacitor supplies gate drive energy for the high-side FET during each switching cycle and must have low ESR to sustain 5-V gate drive under 20-A load conditions.
How does the effective AC on-impedance (ZDS(on)) of CSD86336Q3D differ from traditional RDS(on)?
ZDS(on) for CSD86336Q3D (9.1 mΩ HS / 3.4 mΩ LS) is measured under real switching conditions (VIN = 12 V, VGS = 5 V, IOUT = 20 A, fSW = 500 kHz), incorporating package parasitics and dynamic effects. Traditional RDS(on) is a DC measurement that ignores CSI and AC losses. Because CSD86336Q3D's patented packaging eliminates CSI, its ZDS(on) reflects actual in-circuit conduction loss - making it a more accurate predictor of system efficiency than RDS(on).
Can CSD86336Q3D be used in multiphase buck configurations, and what layout considerations apply?
Yes, CSD86336Q3D is explicitly designed for multiphase synchronous buck converters. Layout requires strict matching of VIN, VSW, and PGND paths across phases to ensure current sharing. Each CSD86336Q3D must have dedicated 0.1 µF BOOT capacitors and ≥40 µF total VIN bypass capacitance. Critical: minimize loop area between TG/TGR and BG pins and their respective gate drivers to preserve phase alignment and reduce EMI.
What thermal interface materials or PCB practices maximize heat dissipation for CSD86336Q3D?
To maximize heat dissipation, solder the exposed PGND pad (Pin 9) to a minimum 1-in² (6.45 cm²) 2-oz copper area on the PCB - achieving RθJA = 55°C/W. Use thermal vias (≥8× 12-mil) under the pad connected to inner-layer ground planes. Avoid solder mask over the thermal pad. For high-reliability applications, TI recommends NiAu or ENIG finish and IPC-A-610 Class 2/3 compliant reflow profiling to ensure void-free solder joints beneath the package.
CSD86336Q3D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- NexFET™
- Package/Case:
- 8-PowerTDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- -
- Output Configuration:
- -
- Topology:
- -
- Output Type:
- -
- Number of Outputs:
- -
- Voltage - Input (Min):
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- -
- Synchronous Rectifier:
- -
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSON (3.3x3.3)
CSD86336Q3D FAQ
1.How can I place an order for CSD86336Q3D through Aetrix?
Please submit a Request for Quotation (RFQ) for CSD86336Q3D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CSD86336Q3D reliable?
The price and inventory of CSD86336Q3D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CSD86336Q3D is usually 5 days.
3.What payment methods are accepted for CSD86336Q3D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CSD86336Q3D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CSD86336Q3D?
CSD86336Q3D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CSD86336Q3D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CSD86336Q3D?
For technical support, including CSD86336Q3D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CSD86336Q3D requirements.
6.How does Aetrix verify that CSD86336Q3D is sourced from the original manufacturer or authorized distributors?
All CSD86336Q3D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CSD86336Q3D meets industry standards.
7.What is the process for return or replacement of CSD86336Q3D?
All CSD86336Q3D units undergo pre-shipment inspection (PSI). If there is an issue with CSD86336Q3D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CSD86336Q3D part is unused and in its original packaging.
Return procedure for CSD86336Q3D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CSD86336Q3D Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

