NXP Semiconductors CWH-ETP-STC-HE
- Part No.:
- CWH-ETP-STC-HE
- Manufacturer:
- NXP Semiconductors
- Category:
- Programmers, Emulators, and Debuggers
- Package:
- Datasheet:
-
CWH-ETP-STC-HE.pdf
- Description:
- KIT ETHERNET TAP PROBE STC CONN
- Quantity:
- Payment:

- Shipping:

Inventory:4,051
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CWH-ETP-STC-HE from NXP Semiconductors (formerly Freescale) is an Ethernet-based in-circuit debug probe designed for StarCore™ processor-based embedded systems, supporting JTAG/COP, DPI, and OnCE debug interfaces, 1.8V–3.3V target voltage range, 10/100BaseT Ethernet host connection, and full CodeWarrior Development Studio integration.
For engineers reviewing the CWH-ETP-STC-HE datasheet, CWH-ETP-STC-HE pinout, CWH-ETP-STC-HE application, or CWH-ETP-STC-HE equivalent, this probe enables non-intrusive real-time register/memory inspection, flash/RAM/ROM debugging, telnet-accessible serial port bridging, and crash-proof run-control across Power Architecture® and StarCore™ targets - critical for bring-up of telecom DSP and industrial control boards.
Technical Context
The CWH-ETP-STC-HE implements a hardware-assisted debug interface that bridges Ethernet-connected host PCs to StarCore™ and Power Architecture® processors via OnCE, JTAG/COP, or DPI physical layers. It negotiates target signal levels automatically (1.8V–3.3V) and supports both big- and little-endian architectures without configuration.
It operates as a standalone run-control agent - not requiring target CPU firmware - and delivers up to 12 MB/min download throughput depending on processor and board design. Telnet-based serial port access and hardware/software breakpoint support are implemented at the probe firmware level, independent of host IDE version.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Host Interface | 10/100BaseT Ethernet - enables remote debugging over LAN/WAN without USB cable length limits or host driver dependencies |
| Target Debug Interfaces | OnCE, JTAG/COP, DPI - selectable via probe tip hardware; no software reconfiguration required |
| Target Voltage Range | 1.8V to 3.3V - auto-sensing level translation eliminates manual voltage selection and prevents I/O damage |
| Memory Debug Support | ROM, RAM, Flash (Intel/AMD/Sharp) - permits source-level debugging without boot ROM modification or flash erasure cycles |
| CodeWarrior Integration | Full run-control feature parity - including single-step, register read/write, memory dump/modify, and hardware breakpoint setup |
| Telnet Serial Bridging | Direct network-accessible serial port forwarding - allows remote console access to target UART without additional hardware |
Availability
CWH-ETP-STC-HE is available at Aetrix Electronics and suitable for telecom baseband development, industrial motor control firmware bring-up, and automotive infotainment DSP validation requiring stable component supply and long-term toolchain continuity.
Supply support for CWH-ETP-STC-HE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company formed from the acquisition of Freescale Semiconductor in 2015, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The CWH-ETP-STC-HE belongs to Freescale's legacy CodeWarrior Ethernet TAP probe family, engineered specifically to accelerate low-overhead, high-fidelity debug of StarCore™ DSPs and Power Architecture® microcontrollers during early hardware validation and BSP development.
FAQ
What is the primary debug interface supported by the CWH-ETP-STC-HE?
The CWH-ETP-STC-HE supports OnCE, JTAG/COP, and DPI debug interfaces - selected physically via interchangeable probe tips. It does not require software switching between modes; interface type is determined by the attached probe hardware. The CWH-ETP-STC-HE is explicitly designated for StarCore™ processor targets using the OnCE interface, distinguishing it from the CWH-ETP-JTAG-HE and CWH-ETP-DPI-HE variants.
Does the CWH-ETP-STC-HE require a dedicated USB connection to the host PC?
No - the CWH-ETP-STC-HE uses standard 10/100BaseT Ethernet exclusively for host communication, eliminating USB dependency and enabling rack-mounted or remotely located target debugging. Power is supplied via the included AC adapter; no bus-powered operation is supported. The CWH-ETP-STC-HE connects to the host network through a standard RJ-45 port with DHCP or static IP configuration.
Can the CWH-ETP-STC-HE debug code running in flash memory on StarCore™ devices?
Yes - the CWH-ETP-STC-HE supports full source-level debugging in Intel-, AMD-, and Sharp-compatible flash memory, including breakpoint insertion and single-stepping without flash erase or reprogramming. This capability is validated for StarCore™ SC140 and SC3400 derivatives. The CWH-ETP-STC-HE performs flash-aware memory access transparently within CodeWarrior Development Studio.
Is telnet-based serial port access available with the CWH-ETP-STC-HE?
Yes - the CWH-ETP-STC-HE provides native telnet-accessible serial bridging to the target system's UART, allowing remote terminal interaction over the same Ethernet link used for debug traffic. No additional cables or converters are needed. This feature is enabled by default in CWH-ETP-STC-HE firmware and requires only standard telnet client configuration.
How does the CWH-ETP-STC-HE handle voltage level mismatch between host and target?
The CWH-ETP-STC-HE automatically detects and adapts to target I/O voltages from 1.8V to 3.3V without jumpers or configuration. Its level-shifting circuitry ensures safe, reliable signaling regardless of core voltage - critical when debugging mixed-voltage StarCore™ designs. This behavior is intrinsic to the CWH-ETP-STC-HE hardware and requires no user calibration.
CWH-ETP-STC-HE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- CodeWarrior™
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- Debugger
- For Use With/Related Products:
- CodeWarrior™ Tap
- Contents:
- Board(s)
CWH-ETP-STC-HE FAQ
1.How can I place an order for CWH-ETP-STC-HE through Aetrix?
Please submit a Request for Quotation (RFQ) for CWH-ETP-STC-HE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CWH-ETP-STC-HE reliable?
The price and inventory of CWH-ETP-STC-HE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CWH-ETP-STC-HE is usually 5 days.
3.What payment methods are accepted for CWH-ETP-STC-HE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CWH-ETP-STC-HE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CWH-ETP-STC-HE?
CWH-ETP-STC-HE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CWH-ETP-STC-HE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CWH-ETP-STC-HE?
For technical support, including CWH-ETP-STC-HE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CWH-ETP-STC-HE requirements.
6.How does Aetrix verify that CWH-ETP-STC-HE is sourced from the original manufacturer or authorized distributors?
All CWH-ETP-STC-HE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CWH-ETP-STC-HE meets industry standards.
7.What is the process for return or replacement of CWH-ETP-STC-HE?
All CWH-ETP-STC-HE units undergo pre-shipment inspection (PSI). If there is an issue with CWH-ETP-STC-HE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CWH-ETP-STC-HE part is unused and in its original packaging.
Return procedure for CWH-ETP-STC-HE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CWH-ETP-STC-HE Tags

-
STLINK-V3MODS
STMicroelectronics

-
STLINK-V3MINIE
STMicroelectronics

-
ESP-PROG
Espressif Systems

-
SC0889
Raspberry Pi

-
2548
Adafruit Industries LLC

-
PG164100
Microchip Technology

-
ST-LINK/V2
STMicroelectronics

-
STLINK-V3SET
STMicroelectronics

-
NU-LINK-PRO
Nuvoton Technology Corporation

-
ARM-USB-TINY-H
Olimex LTD
-
MCU-LINK-PRO
NXP Semiconductors

-
410-308-B
Digilent, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
