Infineon Technologies CY14B104NA-ZS25XET
- Part No.:
- CY14B104NA-ZS25XET
- Manufacturer:
- Infineon Technologies
- Category:
- Memory
- Package:
- 44-TSOP (0.400", 10.16mm Width)
- Datasheet:
-
CY14B104NA-ZS25XET.pdf
- Description:
- IC NVSRAM 4MBIT PAR 44TSOP II
- Quantity:
- Payment:

- Shipping:

Inventory:1,098
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CY14B104NA-ZS25XET from Cypress Semiconductor is an automotive-grade 4-Mbit (256K × 16) non-volatile SRAM with QuantumTrap technology, operating at 25 ns access time and supporting –40 °C to +85 °C (Automotive-A grade). It integrates fast SRAM with embedded non-volatile storage, enabling automatic STORE on power-down via VCAP capacitor and software- or hardware-triggered STORE/RECALL. Used in engine control units for real-time parameter retention during ignition cycling.
For engineers reviewing the CY14B104NA-ZS25XET datasheet, CY14B104NA-ZS25XET pinout, CY14B104NA-ZS25XET application, or CY14B104NA-ZS25XET equivalent, key selection criteria include AutoStore timing (tSTORE = 10 ms max), VCAP capacitance requirement (0.1 µF), HSB pin behavior during STORE busy, and compatibility with 16-bit parallel bus interfaces in safety-critical automotive systems.
Technical Context
The device implements a dual-cell architecture: standard SRAM for volatile read/write and QuantumTrap non-volatile elements per cell. STORE transfers data from SRAM to non-volatile cells; RECALL restores it on power-up - both operations inhibit concurrent SRAM access. The HSB pin serves as both initiation input and open-drain status output with internal 100 kΩ pull-up.
AutoStore activates when VCC drops below VSWITCH (2.7 V min), using charge stored on VCAP to complete one STORE cycle. Software STORE/RECALL use deterministic 6-address read sequences (e.g., 0x4E38 → 0xB1C7 → … → 0x8FC0), requiring strict timing and no intervening accesses. Byte enables BHE/ BLE support 8-bit sub-word writes in 16-bit configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 4 Mbit (256K × 16 words); supports full 16-bit parallel interface without address multiplexing. |
| Access Time | 25 ns; enables direct replacement of standard SRAM in high-speed microcontroller bus interfaces. |
| Operating Voltage | 3.0 V ±10%; single-supply operation eliminates level-shifting needs in 3.3 V automotive domains. |
| Data Retention | 20 years at –40 °C to +85 °C; validated for lifetime ECU memory logging without battery backup. |
| STORE Endurance | 1,000,000 cycles (Automotive-A); sufficient for >10 years of daily ignition cycles in telematics modules. |
| VCAP Requirement | 0.1 µF ceramic capacitor; provides regulated energy for one complete STORE operation during brownout. |
| Temperature Range | –40 °C to +85 °C; qualified per AEC-Q100 Grade 2 for under-hood engine control applications. |
Pinout & Package
Package: 48-ball fine-pitch ball grid array (FBGA), 6 × 8 mm, 0.8 mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A17 | Address Input | 18-bit address bus supporting full 256K word addressing; no address multiplexing required. |
| DQ0–DQ15 | Bidirectional Data I/O | 16-bit parallel data path; supports byte-level access via BHE/ BLE for mixed 8/16-bit peripheral interfacing. |
| WE, CE, OE | Control Inputs | Standard SRAM control signals (active-low); compatible with ARM Cortex-M and Renesas RH850 MCU timing. |
| HSB | I/O Status & Control | Open-drain busy indicator and STORE trigger; requires external pull-up if used for hardware initiation. |
| VCAP | Power Supply | Internal regulator output; connects to 0.1 µF storage capacitor to enable hands-off AutoStore on power loss. |
| VCC / VSS | Power / Ground | Single 3.0 V supply rail; decoupling required within 5 mm of package for noise immunity in EMI-heavy environments. |
Key Features
| Feature | Design Value |
|---|---|
| QuantumTrap Non-Volatile Cell | Enables infinite SRAM read/write cycles while guaranteeing 1M STORE cycles and 20-year data retention without external NVM or battery. |
| AutoStore on Power-Down | Triggers automatically when VCC falls below 2.7 V; eliminates need for external voltage monitor or power-fail interrupt logic. |
| Hardware STORE via HSB Pin | Allows deterministic, externally timed STORE initiation - critical for controlled shutdown in ADAS domain controllers. |
| Software STORE/RECALL Sequences | 6-address read protocol ensures accidental STORE prevention; enables firmware-controlled memory persistence without hardware changes. |
| Byte Enable Support (BHE/ BLE) | Enables independent 8-bit writes to upper/lower bytes - essential for legacy 8-bit peripheral register mapping in 16-bit buses. |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
|
Use Scenario: Storing real-time sensor calibration offsets and fault logs across ignition cycles in gasoline/diesel ECUs. IC Role / Device Role / Timing Role: Non-volatile scratchpad memory interfaced directly to MCU's external bus; replaces battery-backed SRAM. Use Value: Eliminates battery maintenance, leakage, and cold-start failure risks while meeting ISO 26262 ASIL-B data integrity requirements. |
Use Scenario: Preserving radar object tracking history and camera ISP configuration during vehicle sleep/wake transitions. IC Role / Device Role / Timing Role: High-reliability frame buffer with instant recall on wake-up; synchronized to CAN FD message timestamps. Use Value: Enables <100 ms system resume from deep sleep by restoring context before sensor reinitialization completes. |
| Telematics Control Unit (TCU) | Electric Vehicle Battery Management System (BMS) |
|
Use Scenario: Caching cellular network credentials, GPS almanac data, and OTA update staging buffers between connectivity sessions. IC Role / Device Role / Timing Role: Secure, tamper-resistant non-volatile RAM accessed via SPI-to-parallel bridge; immune to RF-induced bit flips. Use Value: Maintains secure identity and location history across multi-day network outages without flash wear or encryption overhead. |
Use Scenario: Recording cell voltage imbalance trends and thermal runaway precursors during charging/discharging cycles. IC Role / Device Role / Timing Role: Fault-tolerant data logger co-located with analog front-end; stores raw ADC samples at 1 kHz with timestamp alignment. Use Value: Survives 12 V system collapse during high-current discharge, preserving diagnostic data for post-failure analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nvSRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| FM24V10-G | 1-Mbit (128K × 8), 45 ns access, 2.7–3.6 V, uses ferroelectric RAM (FRAM); no VCAP capacitor required. | Limited density and 8-bit bus only; unsuitable for 16-bit MCU interfaces or >1 Mbit logging buffers. | Select when lower power and infinite endurance outweigh density and bus-width constraints. |
| MB85RS4MT-Y | 4-Mbit (512K × 8), 100 MHz SPI interface, 1.7–2.2 V core; FRAM-based, no STORE timing uncertainty. | Serial interface increases MCU overhead; incompatible with parallel-bus automotive MCUs like Infineon TC3xx. | Prefer for new designs with SPI-capable microcontrollers and tighter voltage margins. |
Compared with FM24V10-G and MB85RS4MT-Y, CY14B104NA-ZS25XET delivers deterministic 25 ns parallel access, automotive-grade temperature compliance, and hardware-managed STORE/RECALL - making it uniquely suited for legacy and next-gen automotive MCU platforms requiring drop-in SRAM compatibility with non-volatility.
Availability
CY14B104NA-ZS25XET is available at Aetrix Electronics and suitable for engine control units, ADAS domain controllers, and telematics control units requiring stable component supply across extended automotive product lifecycles.
Supply support for CY14B104NA-ZS25XET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Cypress Semiconductor (now part of Infineon Technologies) designs high-reliability memory and programmable solutions for automotive, industrial, and IoT applications.
CY14B104NA belongs to the Automotive nvSRAM product line, engineered specifically to replace battery-backed SRAM in safety-critical systems where data persistence must survive power interruption without external components.
FAQ
What is the minimum VCAP capacitance required for reliable AutoStore operation?
The CY14B104NA-ZS25XET requires a 0.1 µF X7R ceramic capacitor on the VCAP pin, placed within 3 mm of the package. This value ensures sufficient charge to complete one STORE operation (tSTORE ≤ 10 ms) when VCC drops below 2.7 V. Larger values do not improve reliability but may slow power-up RECALL timing due to increased VCAP charge time.
Can the HSB pin be left unconnected if hardware STORE is not used?
Yes - the HSB pin may be left floating if hardware STORE initiation and busy indication are unused. The internal 100 kΩ weak pull-up will hold it HIGH during normal operation. However, if the system monitors HSB for STORE completion, a 10 kΩ external pull-up to VCC is recommended to ensure robust noise immunity in automotive harness environments.
How does the CY14B104NA-ZS25XET prevent unintended STORE during power-up?
The device inhibits AutoStore unless at least one SRAM write has occurred since the last STORE or RECALL cycle. During power-up RECALL, the write latch remains unset until the first valid write, preventing spurious STORE activation. This behavior is hardwired and requires no firmware configuration.
Is the CY14B104NA-ZS25XET compatible with 3.3 V systems?
No - the CY14B104NA-ZS25XET is specified only for 3.0 V ±10% (2.7–3.3 V) operation. It is not rated for 3.3 V ±0.3 V like the CY14B104NE variant. Using it in a nominal 3.3 V system risks exceeding VCC absolute maximum ratings and invalidating AEC-Q100 qualification.
CY14B104NA-ZS25XET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Series:
- -
- Package/Case:
- 44-TSOP (0.400", 10.16mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- NVSRAM
- Technology:
- NVSRAM (Non-Volatile SRAM)
- Memory Size:
- 4Mbit
- Memory Organization:
- 256K x 16
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 25ns
- Access Time:
- 25 ns
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-TSOP II
CY14B104NA-ZS25XET FAQ
1.How can I place an order for CY14B104NA-ZS25XET through Aetrix?
Please submit a Request for Quotation (RFQ) for CY14B104NA-ZS25XET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CY14B104NA-ZS25XET reliable?
The price and inventory of CY14B104NA-ZS25XET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CY14B104NA-ZS25XET is usually 5 days.
3.What payment methods are accepted for CY14B104NA-ZS25XET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CY14B104NA-ZS25XET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CY14B104NA-ZS25XET?
CY14B104NA-ZS25XET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CY14B104NA-ZS25XET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CY14B104NA-ZS25XET?
For technical support, including CY14B104NA-ZS25XET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CY14B104NA-ZS25XET requirements.
6.How does Aetrix verify that CY14B104NA-ZS25XET is sourced from the original manufacturer or authorized distributors?
All CY14B104NA-ZS25XET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CY14B104NA-ZS25XET meets industry standards.
7.What is the process for return or replacement of CY14B104NA-ZS25XET?
All CY14B104NA-ZS25XET units undergo pre-shipment inspection (PSI). If there is an issue with CY14B104NA-ZS25XET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CY14B104NA-ZS25XET part is unused and in its original packaging.
Return procedure for CY14B104NA-ZS25XET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CY14B104NA-ZS25XET Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

